Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

MAX196ACAI Datasheet(PDF) 11 Page - Maxim Integrated Products

Part # MAX196ACAI
Description  Multirange, Single %V, 12-Bit DAS with 12-Bit Bus Interface
PDF  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MAXIM [Maxim Integrated Products]
Direct Link  https://www.maximintegrated.com/en.html
Logo MAXIM - Maxim Integrated Products

MAX196ACAI Datasheet(HTML) 11 Page - Maxim Integrated Products

Back Button MAX196ACAI Datasheet HTML 7Page - Maxim Integrated Products MAX196ACAI Datasheet HTML 8Page - Maxim Integrated Products MAX196ACAI Datasheet HTML 9Page - Maxim Integrated Products MAX196ACAI Datasheet HTML 10Page - Maxim Integrated Products MAX196ACAI Datasheet HTML 11Page - Maxim Integrated Products MAX196ACAI Datasheet HTML 12Page - Maxim Integrated Products MAX196ACAI Datasheet HTML 13Page - Maxim Integrated Products MAX196ACAI Datasheet HTML 14Page - Maxim Integrated Products MAX196ACAI Datasheet HTML 15Page - Maxim Integrated Products Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 16 page
background image
Clock Modes
The MAX196/MAX198 operate with either an internal or
an external clock. Control bits (D6, D7) select either
internal or external clock mode. Once the desired clock
mode is selected, changing these bits to program
power-down will not affect the clock mode. In each
mode, internal or external acquisition can be used. At
power-up, external clock mode is selected.
Internal Clock Mode
Select internal clock mode to free the µP from the
burden of running the SAR conversion clock. To select
this mode, write the control byte with D7 = 0 and D6 =
1. A 100pF capacitor between the CLK pin and ground
sets this frequency to 1.56MHz nominal. Figure 7
shows a linear relationship between the internal clock
period and the value of the external capacitor used.
External Clock Mode
Select external clock mode by writing the control byte
with D7 = 0 and D6 = 0. Figure 8 shows CLK and WR
timing relationships in internal and external acquisition
modes, with an external clock. A 100kHz to 2.0MHz
external clock with 45% to 55% duty cycle is required for
proper operation. Operating at clock frequencies lower
than 100kHz will cause a voltage droop across the hold
capacitor, and subsequently degrade performance.
Multirange, Single +5V, 12-Bit DAS
with 12-Bit Bus Interface
______________________________________________________________________________________
11
tCS
tCSWS
tWR
tACQI
tCONV
tDH
tDS
tINT1
tD0
tTR
tCSHW
tCSRS
tCSRH
ACQMOD = "1"
CS
WR
D7–D0
INT
RD
DOUT
ACQMOD = "0"
DATA VALID
CONTROL
BYTE
CONTROL
BYTE
Figure 6. Conversion Timing Using External Acquisition Mode
2000
0
0
50
250
350
500
CLOCK PIN CAPACITANCE (pF)
100
150 200
300
1500
1000
Figure 7. Internal Clock Period vs. Clock Pin Capacitance



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com