Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

PIC18LC242-E/P Datasheet(PDF) 47 Page - Microchip Technology

Part # PIC18LC242-E/P
Description  High-Performance Microcontrollers with 10-Bit A/D
PDF  296 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

PIC18LC242-E/P Datasheet(HTML) 47 Page - Microchip Technology

Back Button PIC18LC242-E/P Datasheet HTML 43Page - Microchip Technology PIC18LC242-E/P Datasheet HTML 44Page - Microchip Technology PIC18LC242-E/P Datasheet HTML 45Page - Microchip Technology PIC18LC242-E/P Datasheet HTML 46Page - Microchip Technology PIC18LC242-E/P Datasheet HTML 47Page - Microchip Technology PIC18LC242-E/P Datasheet HTML 48Page - Microchip Technology PIC18LC242-E/P Datasheet HTML 49Page - Microchip Technology PIC18LC242-E/P Datasheet HTML 50Page - Microchip Technology PIC18LC242-E/P Datasheet HTML 51Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 47 / 296 page
background image
PIC18CXX2
© 7/99 Microchip Technology Inc.
Preliminary
DS39026B-page 47
4.11
Bank Select Register (BSR)
The need for a large general purpose memory space
dictates a RAM banking scheme. The data memory is
partitioned into sixteen banks.
When using direct
addressing, the BSR should be configured for the
desired bank.
BSR<3:0> holds the upper 4 bits of the 12-bit RAM
address. The BSR<7:4> bits will always read ’0’s, and
writes will have no effect.
A
MOVLB instruction has been provided in the instruc-
tion set to assist in selecting banks.
If the currently selected bank is not implemented, any
read will return all '0's and all writes are ignored. The
STATUS register bits will be set/cleared as appropriate
for the instruction performed.
Each Bank extends up to FFh (256 bytes). All data
memory is implemented as static RAM.
A MOVFF instruction ignores the BSR, since the 12-bit
addresses are embedded into the instruction word.
Section 4.12 provides a description of indirect address-
ing, which allows linear addressing of the entire RAM
space.
FIGURE 4-8:
DIRECT ADDRESSING
Note 1: For register file map detail, see Table 4-1.
2: The access bit of the instruction can be used to force an override of the selected bank
(BSR<3:0>) to the registers of the Access Bank.
3: The MOVFF instruction embeds the entire 12-bit address in the instruction.
Data
Memory(1)
Direct Addressing
bank select
(2)
location select
(3)
BSR<3:0>
7
0
from opcode
(3)
00h
01h
0Eh
0Fh
Bank 0
Bank 1
Bank 14
Bank 15
1FFh
100h
0FFh
000h
EFFh
E00h
FFFh
F00h



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com