Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

ML6430 Datasheet(PDF) 4 Page - Micro Linear Corporation

Part # ML6430
Description  Genlocking Sync Generator with Digital Audio Clock for NTSC, PAL & VGA
PDF  33 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICRO-LINEAR [Micro Linear Corporation]
Direct Link  http://www.microlinear.com
Logo MICRO-LINEAR - Micro Linear Corporation

ML6430 Datasheet(HTML) 4 Page - Micro Linear Corporation

  ML6430 Datasheet HTML 1Page - Micro Linear Corporation ML6430 Datasheet HTML 2Page - Micro Linear Corporation ML6430 Datasheet HTML 3Page - Micro Linear Corporation ML6430 Datasheet HTML 4Page - Micro Linear Corporation ML6430 Datasheet HTML 5Page - Micro Linear Corporation ML6430 Datasheet HTML 6Page - Micro Linear Corporation ML6430 Datasheet HTML 7Page - Micro Linear Corporation ML6430 Datasheet HTML 8Page - Micro Linear Corporation ML6430 Datasheet HTML 9Page - Micro Linear Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 33 page
background image
ML6430/ML6431
4
PIN DESCRIPTION (Continued)
PIN
NAME
FUNCTION
23
HRESET
Horizontal reset; active low for one
half pixel.
24
VBLANK
Vertical blanking, active low
25
HBLANK
Horizontal blanking, active low
26
CSYNC
Composite sync output. May be either
the raw output of sync slicer, or
regenerated signal from internal pulse
generators. If raw slicer output is
selected, then signals disappear when
input signal disappears. If regenerated
output is selected, then signal is
always present regardless of input
conditions. Preset modes produce
regenerated sync.
27
BCLAMP/BURST
This is a dual mode pin. User may
select either a back porch clamp pulse
or a burst gate pulse via the serial
control bus. Preset is BCLAMP pulse.
PIN
NAME
FUNCTION
28
SCLAMP
Sync clamp pulse occurs just after
leading edge of sync. Duration is
typically less than 50% of sync pulse
to avoid problems with equalizers in
the vertical interval, active high.
29
VCC D
Digital supply pin for digital PLL.
30
GND D
Digital ground pin for digital PLL.
31
P0
This is a three-state pin: low means
serial bus is enabled, high or
unconnected (high Z) means presets
are active. Refer to Table 7.
32
P1
This is a three state pin. Refer to
Table 7. If presets are disabled pin
is ignored.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com