AR0130CSSC00SPBA0-DP datasheet(14/53 Pages) ONSEMI

14 / 53 page

AR0130 DS Rev. L Pub. 6/15 EN

©Semiconductor Components Industries, LLC, 2015.

AR0130: 1/3-Inch CMOS Digital Image Sensor

Output Data Format

Parallel Output Data Timing

The output images are divided into frames, which are further divided into lines. By

default, the sensor produces 968 rows of 1288 columns each. The FV and LV signals indi-

cate the boundaries between frames and lines, respectively. PIXCLK can be used as a

clock to latch the data. For each PIXCLK cycle, with respect to the falling edge, one 12-bit

pixel datum outputs on the DOUT pins. When both FV and LV are asserted, the pixel is

valid. PIXCLK cycles that occur when FV is de-asserted are called vertical blanking.

PIXCLK cycles that occur when only LV is de-asserted are called horizontal blanking.

Figure 9:

Default Pixel Output Timing

LV and FV

The timing of the FV and LV outputs is closely related to the row time and the frame time.

FV will be asserted for an integral number of row times, which will normally be equal to

the height of the output image.

LV will be asserted during the valid pixels of each row. The leading edge of LV will be

offset from the leading edge of FV by 6 PIXCLKs. Normally, LV will only be asserted if FV

is asserted; this is configurable as described below.

LV Format Options

The default situation is for LV to be de-asserted when FV is de-asserted. By configuring

R0x306E[1:0], the LV signal can take two different output formats. The formats for

reading out four lines and two vertical blanking lines are shown in Figure 10.

Figure 10:

LV Format Options

The timing of an entire frame is shown in Figure 11: “Line Timing and FRAME_VALID/

LINE_VALID Signals,” on page 15.

PIXCLK

DOUT[11:0]

Vertical Blanking

Horiz Blanking

Valid Image Data

Horiz Blanking

Vertical Blanking

Default

Continuous LV

AR0130CSSC00SPBA0-DP Datasheet(PDF) 14 Page - ON Semiconductor