Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

ACE25Q512G Datasheet(PDF) 6 Page - ACE Technology Co., LTD.

Part # ACE25Q512G
Description  512K BIT SPI NOR FLASH Memory Series
PDF  42 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ACE [ACE Technology Co., LTD.]
Direct Link  http://www.ace-ele.com
Logo ACE - ACE Technology Co., LTD.

ACE25Q512G Datasheet(HTML) 6 Page - ACE Technology Co., LTD.

Back Button ACE25Q512G Datasheet HTML 2Page - ACE Technology Co., LTD. ACE25Q512G Datasheet HTML 3Page - ACE Technology Co., LTD. ACE25Q512G Datasheet HTML 4Page - ACE Technology Co., LTD. ACE25Q512G Datasheet HTML 5Page - ACE Technology Co., LTD. ACE25Q512G Datasheet HTML 6Page - ACE Technology Co., LTD. ACE25Q512G Datasheet HTML 7Page - ACE Technology Co., LTD. ACE25Q512G Datasheet HTML 8Page - ACE Technology Co., LTD. ACE25Q512G Datasheet HTML 9Page - ACE Technology Co., LTD. ACE25Q512G Datasheet HTML 10Page - ACE Technology Co., LTD. Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 42 page
background image
ACE25Q512G
512K BIT SPI NOR FLASH Memory Series
VER 1.1
6
Status Register
Status Register Table
See Table 3 and Table 4 for detail description of the Status Register bits. Status Register-2 (SR2)
and Status Register-1 (SR1) can be used to provide status on the availability of the Flash memory
array, if the device is write enabled or disabled the state of write protection, Quad SPI setting, Security
Register lock status, and Erase/Program Suspend status.
Table 3
Status Register-2 (SR2)
BIT
Name
Function
Default
Value
Description
7
SUS
Suspend
Status
0
0 = Erase/Program not suspended
1 = Erase/Program suspended
6
Reserved
Reserved
0
5
LB3
Security
Register
0
OTP Lock Bits 3:1 for Security Registers 3:1
0 = Security Register not protected
4
LB2
0
3
LB1
0
2
Reserved
0
1
QE
0
0 = Quad Mode Not Enabled, the /WP pin and /HOLD
are enabled.
1 = Quad Mode Enabled, the IO2 and IO3 pins are
enabled, and /WP and /HOLD functions are disabled
0
SRP1
0
0 = SRP0 selects whether /WP input has effect on
protection of the status register
1 = SRP0 selects Power Supply Lock Down or OTP
Lock Down mode



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com