| Electronic Components Datasheet Search |
|
ISO7331FCDWR Datasheet(PDF) 18 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
ISO7331FCDWR Datasheet(HTML) 18 Page - Texas Instruments |
|
18 / 26 page ![]() ISO7330C, ISO7330FC, ISO7331C, ISO7331FC SLLSEK9B – JANUARY 2015 – REVISED APRIL 2015 www.ti.com Typical Application (continued) 9.2.1 Design Requirements 9.2.1.1 Typical Supply Current Equations ISO7330: ISO7331: At VCC1 = VCC2 = 5 V At VCC1 = VCC2 = 5 V • ICC1 = 0.46544 + (0.006455 x f) • ICC1 = 1.661 + (0.07916 x f) + (0.00169 x f x CL) • ICC2 = 2.28021 + (0.08242 x f) + (0.006237 x f x CL) • ICC2 = 2.04 + (0.0778 x f) + (0.00422 x f x CL) At VCC1 = VCC2 = 3.3 V At VCC1 = VCC2 = 3.3 V • ICC1 = 0.29211 + (0.03588 x f) • ICC1 = 1.2402 + (0.03127 x f) + (0.001954 x f x CL) • ICC2 = 1.8414 + (0.02886 x f) + (0.00548 x f x CL) • ICC2 = 1.53839 + (0.02933 x f) + (0.0037285 x f x CL) ICC1 and ICC2 are typical supply currents measured in mA, f is data rate measured in Mbps, CL is the capacitive load measured in pF. 9.2.2 Detailed Design Procedure 9.2.2.1 Electromagnetic Compatibility (EMC) Considerations Many applications in harsh industrial environment are sensitive to disturbances such as electrostatic discharge (ESD), electrical fast transient (EFT), surge and electromagnetic emissions. These electromagnetic disturbances are regulated by international standards such as IEC 61000-4-x and CISPR 22. Although system-level performance and reliability depends, to a large extent, on the application board design and layout, the ISO733x incorporate many chip-level design improvements for overall system robustness. Some of these improvements include: • Robust ESD protection cells for input and output signal pins and inter-chip bond pads. • Low-resistance connectivity of ESD cells to supply and ground pins. • Enhanced performance of high voltage isolation capacitor for better tolerance of ESD, EFT and surge events. • Bigger on-chip decoupling capacitors to bypass undesirable high energy signals through a low impedance path. • PMOS and NMOS devices isolated from each other by using guard rings to avoid triggering of parasitic SCRs. • Reduced common mode currents across the isolation barrier by ensuring purely differential internal operation. 18 Submit Documentation Feedback Copyright © 2015, Texas Instruments Incorporated Product Folder Links: ISO7330C ISO7330FC ISO7331C ISO7331FC |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |