M68SDIL datasheet(51/432 Pages) MOTOROLA

51 / 432 page

Pinout and Signal Descriptions

Signal Descriptions

68HC(9)12D60 — Rev 4.0

Advance Information

MOTOROLA

Pinout and Signal Descriptions

3.5.15 Clock generation module test (CGMTST)

The CGMTST pin (PE6) is the output of the clocks tested when CGMTE

bit is set in PEAR register. The PIPOE bit must be cleared for the clocks

to be tested.

Table 3-2. 68HC(9)12D60 Signal Description Summary

Pin Name

Pin Number

Description

80-pin

112-pin

EXTAL

Crystal driver and external clock input pins. On reset all the device clocks are

derived from the EXTAL input frequency. XTAL is the crystal output.

XTAL

RESET

An active low bidirectional control signal, RESET acts as an input to initialize

the MCU to a known start-up state, and an output when COP or clock

monitor causes a reset.

ADDR[7:0]

DATA[7:0]

23–16

31–24

External bus pins share function with general-purpose I/O ports A and B. In

single chip modes, the pins can be used for I/O. In expanded modes, the

pins are used for the external buses.

ADDR[15:8]

DATA[15:8]

48–41

64–57

DBE

Data bus control and, in expanded mode, enables the drive control of external

buses during external reads.

ECLK

Inverted E clock used to latch the address.

CAL

CAL is the output of the Slow Mode programmable clock divider, SLWCLK,

and is used as a calibration reference for functions such as time of day. It is

overridden when DBE function is enabled. It always has a 50% duty cycle.

CGMTST

Clock generation module test output.

MODB/

IPIPE1,

MODA/

IPIPE0

26, 27

37, 38

State of mode select pins during reset determine the initial operating mode of

the MCU. After reset, MODB and MODA can be configured as instruction

queue tracking signals IPIPE1 and IPIPE0 or as general-purpose I/O pins.

ECLK

E Clock is the output connection for the external bus clock. ECLK is used as a

timing reference and for address demultiplexing.

LSTRB/

TAGLO

Low byte strobe (0 = low byte valid), in all modes this pin can be used as I/O.

The low strobe function is the exclusive-NOR of A0 and the internal SZ8

signal. (The SZ8 internal signal indicates the size 16/8 access.) Pin function

TAGLO used in instruction tagging. See Development Support.

R/W

Indicates direction of data on expansion bus. Shares function with general-

purpose I/O. Read/write in expanded modes.

IRQ

Maskable interrupt request input provides a means of applying asynchronous

interrupt requests to the MCU. Either falling edge-sensitive triggering or

level-sensitive triggering is program selectable (INTCR register).

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

M68SDIL Datasheet(PDF) 51 Page - Motorola, Inc

M68SDIL Datasheet(HTML) 51 Page - Motorola, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL