 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
LM5025AMTC/NOPB Datasheet(PDF) 2 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
LM5025AMTC/NOPB Datasheet(HTML) 2 Page - Texas Instruments |
|
|
2 / 23 page  RAMP CS1 CS2 TIME REF VCC OUT_A VIN RT COMP SS AGND PGND OUT_B SYNC UVLO 14 13 12 11 10 8 9 15 16 1 2 3 4 5 7 6 LM5025A UVLO PGND AGND COMP OUT_A OUT_B VCC SS Rt SYNC REF TIME RAMP CS1 VIN VIN 35 - 78V VOUT 3.3V UP/DOWN SYNC ERROR AMP & ISOLATION CS2 LM5025A SNVS293E – DECEMBER 2004 – REVISED MARCH 2013 www.ti.com Typical Application Circuit Figure 1. Simplified Active Clamp Forward Power Converter Connection Diagram Figure 2. 16-Lead TSSOP, WSON Table 1. PIN DESCRIPTION Pin Name Description Application Information 1 VIN Source Input Voltage Input to start-up regulator. Input range 13V to 90V, with transient capability to 105V. 2 RAMP Modulator ramp signal An external RC circuit from Vin sets the ramp slope. This pin is discharged at the conclusion of every cycle by an internal FET, initiated by either the internal clock or the V*Sec Clamp comparator. 2 Submit Documentation Feedback Copyright © 2004–2013, Texas Instruments Incorporated Product Folder Links: LM5025A |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
