Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

PCA8565TS Datasheet(PDF) 6 Page - NXP Semiconductors

Part # PCA8565TS
Description  Real time clock/calender
PDF  26 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PHILIPS [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

PCA8565TS Datasheet(HTML) 6 Page - NXP Semiconductors

Back Button PCA8565TS Datasheet HTML 2Page - NXP Semiconductors PCA8565TS Datasheet HTML 3Page - NXP Semiconductors PCA8565TS Datasheet HTML 4Page - NXP Semiconductors PCA8565TS Datasheet HTML 5Page - NXP Semiconductors PCA8565TS Datasheet HTML 6Page - NXP Semiconductors PCA8565TS Datasheet HTML 7Page - NXP Semiconductors PCA8565TS Datasheet HTML 8Page - NXP Semiconductors PCA8565TS Datasheet HTML 9Page - NXP Semiconductors PCA8565TS Datasheet HTML 10Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 26 page
background image
Philips Semiconductors
PCA8565
Real time clock/calender
Product data
Rev. 01 — 31 March 2003
6 of 26
9397 750 10695
© Koninklijke Philips Electronics N.V. 2003. All rights reserved.
8.6.1
Control/status 1 register
8.6.2
Control/status 2 register
Bits TF and AF: When an alarm occurs, AF is set to 1. Similarly, at the end of a timer
countdown, TF is set to 1. These bits maintain their value until overwritten by
software. If both timer and alarm interrupts are required in the application, the source
of the interrupt can be determined by reading these bits. To prevent one flag being
overwritten while clearing another a logic AND is performed during a write access.
Bits TIE and AIE: These bits activate or deactivate the generation of an interrupt
when TF or AF is asserted, respectively. The interrupt is the logical OR of these two
conditions when both AIE and TIE are set.
Table 6:
Control/status 1 (address 00H) bits description
Bit
Symbol
Value
Description
7
TEST1
0
Normal mode
1
EXT_CLK test mode
6
0
default value is logic 0
5
STOP
0
RTC source clock runs
1
all RTC divider chain flip-flops are asynchronously set to logic 0; the RTC clock is
stopped (CLKOUT at 32.768 kHz is still available)
4
0
default value is logic 0
3
TESTC
0
Power-on reset override facility is disabled; set to logic 0 for normal operation
1
Power-on reset override may be enabled
2 to 0
0
default value is logic 0
Table 7:
Control/status 2 (address 01H) bits description
Bit
Symbol
Value
Description
7 to 5
0
default value is logic 0
4
TI/TP
0
INT is active when TF is active (subject to the status of TIE)
1
INT pulses active according to Table 8 (subject to the status of TIE); note that if
AF and AIE are active then INT will be permanently active
3
AF
0 (read)
alarm flag inactive
1 (read)
alarm flag active
0 (write)
alarm flag is cleared
1 (write)
alarm flag remains unchanged
2
TF
0 (read)
timer flag inactive
1 (read)
timer flag active
0 (write)
timer flag is cleared
1 (write)
timer flag remains unchanged
1
AIE
0
alarm interrupt disabled
1
alarm interrupt enabled
0
TIE
0
timer interrupt disabled
1
timer interrupt enabled



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com