TMS570LS3134 datasheet(3/167 Pages) TI1

3 / 167 page

TMS570LS3134, TMS570LS2134, TMS570LS2124

www.ti.com

SPNS165B – APRIL 2012 – REVISED MAY 2015

1.3

Description

The TMS570LS31x4/21x4 device is a high-performance automotive-grade microcontroller family for safety

systems. The safety architecture includes dual CPUs in lockstep, CPU and memory BIST logic, ECC on

both the flash and the data SRAM, parity on peripheral memories, and loopback capability on peripheral

I/Os.

The TMS570LS31x4/21x4 device integrates the ARM Cortex-R4F Floating-Point CPU. The CPU offers an

efficient 1.66 DMIPS/MHz, and has configurations that can run up to 180 MHz, providing up to 298

DMIPS. The device supports the word-invariant big-endian [BE32] format.

The TMS570LS3134 device has 3MB of integrated flash and 256KB of data RAM. The TMS570LS2134

device has 2MB of integrated flash and 256KB of data RAM. The TMS570LS2124 device has 2MB of

integrated flash and 192KB of data RAM. Both the flash and RAM have single-bit error correction and

double-bit error detection. The flash memory on this device is a nonvolatile, electrically erasable, and

programmable memory implemented with a 64-bit-wide data bus interface. The flash operates on a 3.3-V

supply input (same level as I/O supply) for all read, program, and erase operations. When in pipeline

mode, the flash operates with a system clock frequency of up to 180 MHz. The SRAM supports single-

cycle read and write accesses in byte, halfword, word, and double-word modes.

The TMS570LS31x4/21x4 device features peripherals for real-time control-based applications, including

two Next Generation High-End Timer (N2HET) timing coprocessors and two 12-bit Analog-to-Digital

Converters (ADCs) supporting up to 24 inputs.

The N2HET is an advanced intelligent timer that provides sophisticated timing functions for real-time

applications. The timer is software-controlled, using a reduced instruction set, with a specialized timer

micromachine and an attached I/O port. The N2HET can be used for pulse-width-modulated outputs,

capture or compare inputs, or GPIO. The N2HET is especially well suited for applications requiring

multiple sensor information and drive actuators with complex and accurate time pulses. A High-End Timer

Transfer Unit (HTU) can perform DMA-type transactions to transfer N2HET data to or from main memory.

A Memory Protection Unit (MPU) is built into the HTU.

The device has two 12-bit-resolution MibADCs with 24 channels and 64 words of parity-protected buffer

RAM each. The MibADC channels can be converted individually or can be grouped by software for

sequential conversion sequences. Sixteen channels are shared between the two MibADCs. There are

three separate groupings. Each sequence can be converted once when triggered or configured for

continuous conversion mode. The MibADC has a 10-bit mode for use when compatibility with older

devices or faster conversion time is desired.

The device has multiple communication interfaces: three MibSPIs, two SPIs, one LIN, one SCI, three

DCANs, and one I2C module. The SPIs provide a convenient method of serial high-speed communication

between similar shift-register type devices. The LIN supports the Local Interconnect standard 2.0 and can

be used as a UART in full-duplex mode using the standard Non-Return-to-Zero (NRZ) format.

The DCAN supports the CAN 2.0 (A and B) protocol standard and uses a serial, multimaster

communication protocol that efficiently supports distributed real-time control with robust communication

rates of up to 1 Mbps. The DCAN is ideal for systems operating in noisy and harsh environments (for

example, automotive vehicle networking and industrial fieldbus) that require reliable serial communication

or multiplexed wiring.

The I2C module is a multimaster communication module providing an interface between the

microcontroller and an I2C-compatible device through the I2C serial bus. The I2C supports speeds of 100

and 400 Kbps.

The Frequency-Modulated Phase-Locked Loop (FMPLL) clock module is used to multiply the external

frequency reference to a higher frequency for internal use. There are two FMPLL modules on this device.

These modules, when enabled, provide two of the seven possible clock source inputs to the Global Clock

Module (GCM). The GCM manages the mapping between the available clock sources and the device

clock domains.

Device Overview

Submit Documentation Feedback

TMS570LS3134 Datasheet(PDF) 3 Page - Texas Instruments

TMS570LS3134 Datasheet(HTML) 3 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL