| Electronic Components Datasheet Search |
|
P89C669 Datasheet(PDF) 2 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
P89C669 Datasheet(HTML) 2 Page - NXP Semiconductors |
|
2 / 33 page ![]() Philips Semiconductors P89C669 80C51 8-bit microcontroller family with extended memory Product data Rev. 02 — 13 November 2003 2 of 33 9397 750 12299 © Koninklijke Philips Electronics N.V. 2003. All rights reserved. 2. Features 2.1 Key features s Extended features of the 51MX Core: x 23-bit program memory space and 23-bit data memory space x Linear program and data address range expanded to support up to 8 Mbytes each x Program counter expanded to 23 bits x Stack pointer extended to 16 bits enabling stack space beyond the 80C51 limitation x New 23-bit extended data pointer and two 24-bit universal pointers greatly improve C compiler code efficiency in using pointers to access variables in different spaces s 100% binary compatibility with the classic 80C51 so that existing code is completely reusable s Up to 24 MHz CPU clock with 6 clock cycles per machine cycle s 96 kbytes of on-chip program Flash s 2 kbytes of on-chip data RAM s Programmable Counter Array (PCA) s Two full-duplex enhanced UARTs s Byte based Fast I2C serial interface (400 kbits/s) 2.2 Key benefits s Increases program/data address range to 8 Mbytes each s Enhances performance and efficiency for C programs s Fully 80C51-compatible microcontroller s Provides seamless and compelling upgrade path from classic 80C51 s Preserves 80C51 code base, investment/knowledge, and peripherals and ASICs s Supported by wide range of 80C51 development systems and programming tools vendors s The P89C669 makes it possible to develop applications at lower cost and with a reduced time-to-market 2.3 Complete features s Fully static s Up to 24 MHz CPU clock with 6 clock cycles per machine cycle s 96 kbytes of on-chip Flash with In-System Programming (ISP) and In-Application Programming (IAP) capability s 2 kbytes of on-chip RAM s 23-bit program memory space and 23-bit data memory space s Four-level interrupt priority s 32 I/O lines (4 ports) s Three Timers: Timer0, Timer1 and Timer2 s Two full-duplex enhanced UARTs with baud rate generator |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |