Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

TAS5036IPFC Datasheet(PDF) 16 Page - Texas Instruments

Part # TAS5036IPFC
Description  SIX CHANNEL DIGITAL AUDIO PWM PROCESSOR
PDF  49 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TAS5036IPFC Datasheet(HTML) 16 Page - Texas Instruments

Back Button TAS5036IPFC Datasheet HTML 12Page - Texas Instruments TAS5036IPFC Datasheet HTML 13Page - Texas Instruments TAS5036IPFC Datasheet HTML 14Page - Texas Instruments TAS5036IPFC Datasheet HTML 15Page - Texas Instruments TAS5036IPFC Datasheet HTML 16Page - Texas Instruments TAS5036IPFC Datasheet HTML 17Page - Texas Instruments TAS5036IPFC Datasheet HTML 18Page - Texas Instruments TAS5036IPFC Datasheet HTML 19Page - Texas Instruments TAS5036IPFC Datasheet HTML 20Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 49 page
background image
Architecture Overview
11
SLES044B—November 2002
TAS5036
Table 2–5. Supported Word Lengths
DATA MODES
WORD
LENGTHS
MOD2
MOD1
MOD0
Right justified, MSB first
16
0
0
0
Right justified, MSB first
20
0
0
1
Right justified, MSB first
24
0
1
0
I2S
16
0
1
1
I2S
20
1
0
0
I2S
24
1
0
1
Left justified, MSB first
24
1
1
0
DSP frame
16
1
1
1
2.1.7.1
I2S Timing
I2S timing uses an LRCLK to define when the data being transmitted is for the left channel or the right channel.
The LRCLK is low for the left channel and high for the right channel. A bit clock running at 48 or 64 times Fs
is used to clock in the data. There is a delay of one bit clock from the time the LRCLK signal changes state
to the first bit of data on the data lines. The data is written MSB first and is valid on the rising edge of the bit
clock. The TAS5036 masks unused trailing data bit positions. Master mode only supports a 64 times Fs bit
clock.
23
22
SCLK
32 Clks
LRCLK (Note Reversed Phase)
Left Channel
24-Bit Mode
9
8
5
4
1
0
19
18
20-Bit Mode
5
4
1
0
16-Bit Mode
1
0
15
14
MSB
LSB
23
22
SCLK
32 Clks
Right Channel
9
8
5
4
1
0
19
18
5
4
1
0
1
0
15
14
MSB
LSB
2-Channel I2S (Philips Format) Stereo Input
Figure 2–3. I2S 64-Fs Format



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com