Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

LAN9250 Datasheet(PDF) 178 Page - Microchip Technology

Part # LAN9250
Description  Integrated Ethernet PHY with HP Auto-MDIX
PDF  421 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

LAN9250 Datasheet(HTML) 178 Page - Microchip Technology

Back Button LAN9250 Datasheet HTML 174Page - Microchip Technology LAN9250 Datasheet HTML 175Page - Microchip Technology LAN9250 Datasheet HTML 176Page - Microchip Technology LAN9250 Datasheet HTML 177Page - Microchip Technology LAN9250 Datasheet HTML 178Page - Microchip Technology LAN9250 Datasheet HTML 179Page - Microchip Technology LAN9250 Datasheet HTML 180Page - Microchip Technology LAN9250 Datasheet HTML 181Page - Microchip Technology LAN9250 Datasheet HTML 182Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 178 / 421 page
background image
LAN9250
DS00001913A-page 178
 2015 Microchip Technology Inc.
11.14.2
RECEIVE CONFIGURATION REGISTER (RX_CFG)
This register controls the Host MAC receive engine.
Offset:
06Ch
Size:
32 bits
Bits
Description
Type
Default
31:30
RX End Alignment (RX_EA)
This field specifies the alignment that must be maintained on the last data
transfer of a buffer. The device will add extra DWORDs of data up to the
alignment specified in the table below. The host is responsible for removing
these extra DWORDs. This mechanism can be used to maintain cache line
alignment on host processors.
Note:
The desired RX End Alignment must be set before reading a
packet. The RX End Alignment can be changed between reading
receive packets, but must not be changed if the packet is partially
read.
R/W
00b
29:28
RESERVED
RO
-
27:16
RX DMA Count (RX_DMA_CNT)
This 12-bit field indicates the amount of data, in DWORDs, to be transferred
out of the RX Data FIFO before asserting the RX DMA Interrupt (RXD_INT).
After being set, this field is decremented for each DWORD of data that is
read from the RX Data FIFO. This field can be overwritten with a new value
before it reaches zero.
R/W
000h
15
Force RX Discard (RX_DUMP)
When a 1 is written to this bit, the RX Data and Status FIFO’s are cleared of
all pending data and the RX data and status pointers are cleared to zero.
Note:
Please refer to Section 11.12.1.2, "Force Receiver Discard
(Receiver Dump)," on page 172 for a detailed description
regarding the use of RX_DUMP.
WO
SC
0b
14:13
RESERVED
RO
-
Bit
Values
[31:30]
End Alignment
00
4-Byte Alignment
01
16-Byte Alignment
10
32-Byte Alignment
11
RESERVED



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com