LAN89730 datasheet(110/218 Pages) MICROCHIP

110 / 218 page

LAN89730

DS60001348A-page 110

 2013-2015 Microchip Technology Inc.

4.12.2.4

Enabling External PHY Link Up Wake Events

The host system must perform the following steps to enable the device to assert a remote_wake event on detection of

PHY Link Up.

The system software determines that the link is down by periodically polling the Link Status bit of the Basic Status

Alternatively, the driver can detect assertion of the PHY_INT bit via the interrupt control Endpoint. The driver may

also detect PHY interrupt assertion by polling the Interrupt Status Register (INT_STS). It then reads the Basic

Status Register and finds the Link Status bit is deasserted.

On finding the link down, the host configures the device to wake up on PHY Link Up and signal the event using

GPIO7 as follows:

a) The PHY Link Up Enable (PHY_LINKUP_EN) bit is set in the General Purpose IO Wake Enable and Polarity

in the register to permit its use in wake event generation. The setting of GPIOPOL7 is a “don’t care”.

b) The following additional parameters for GPIO7 must be configured in the General Purpose IO Configuration

The GPIO7_INT bit in the Interrupt Status Register (INT_STS) must be cleared, since a set bit will cause the

immediate assertion of the wake event.

The host places the device in the SUSPEND0 or SUSPEND3 state, as appropriate, by setting the Suspend Mode

(SUSPEND_MODE) field in the Power Management Control Register (PMT_CTL) to 00b or 11b, to indicate the

desired SUSPEND state. The host then sends suspend signaling.

On detection of PHY Link Up, the device will transition back to the NORMAL state and signal a remote_wake event. The

host, in trying to determine the cause of the wake event, may then examine the GPIO [10:0] (GPIOx_INT) status bits of

the Interrupt Status Register (INT_STS). On finding GPIO7_INT set, the software will then use the Suspend Mode (SUS-

PEND_MODE) field of the Power Management Control Register (PMT_CTL) and the value of the PHY Link Up Enable

(PHY_LINKUP_EN) bit to determine a PHY Link Up wake event occurred.

4.12.2.5

Enabling Good Frame Wake Events

The host system must perform the following steps to enable the device to assert a remote_wake event on detection of

a Good Frame.

The MAC filtering is configured by setting the desired constraints in the MAC Control Register (MAC_CR). All

Wake On LAN events contained in the Wakeup Control and Status Register (WUCSR) must be disabled. The

setting of the Wake On LAN Enable (WOL_EN) bit of the Power Management Control Register (PMT_CTL) is a

“don’t care”.

Bit 1 of the Wakeup Status (WUPS[1]) in the Power Management Control Register (PMT_CTL) must be cleared

since a set bit will cause the immediate assertion of wake event. The WUPS[1] bit will not clear if the internal

MAC wakeup event is asserted.

The host places the device in the SUSPEND3 state by setting the Suspend Mode (SUSPEND_MODE) field in

the Power Management Control Register (PMT_CTL) to 11b, to indicate the desired SUSPEND state, then sends

suspend signaling.

On detection of a Good Frame, the device will transition back to the NORMAL state and signal a remote_wake event.

The software will then examine the Suspend Mode (SUSPEND_MODE) field of the Power Management Control Reg-

ister (PMT_CTL). Upon discovering wakeup occurred from SUSPEND3 state, the host may perform desired processing

as a result of receiving the Good Frame.

LAN89730 Datasheet(PDF) 110 Page - Microchip Technology

LAN89730 Datasheet(HTML) 110 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL