LAN89730 datasheet(18/218 Pages) MICROCHIP

18 / 218 page

LAN89730

DS60001348A-page 18

 2013-2015 Microchip Technology Inc.

TABLE 2-3:

JTAG PINS

Num Pins

Name

Symbol

Buffer

Type

Description

1JTAG Test

Port Reset

(Internal PHY

Mode)

nTRST

(PU)

In Internal PHY Mode, this active-low pin func-

tions as the JTAG test port reset input.

Receive Data

(External

PHY Mode)

RXD0

(PD)

In External PHY Mode, this pin functions as the

receive data 0 input from the external PHY.

1JTAG Test

Data Out

(Internal PHY

Mode)

TDO

In Internal PHY Mode, this pin functions as the

JTAG data output.

PHY Reset

(External

PHY Mode)

nPHY_RST

In External PHY Mode, this active-low pin func-

tions as the PHY reset output.

1JTAG Test

Clock

(Internal PHY

Mode)

TCK

(PU)

In Internal PHY Mode, this pin functions as the

JTAG test clock. The maximum operating fre-

quency of this clock is 25 MHz.

Receive Data

(External

PHY Mode)

RXD1

(PD)

In External PHY Mode, this pin functions as the

receive data 1 input from the external PHY.

1JTAG Test

Mode Select

(Internal PHY

Mode)

TMS

(PU)

In Internal PHY Mode, this pin functions as the

JTAG test mode select.

Receive Data

(External

PHY Mode)

RXD2

(PD)

In External PHY Mode, this pin functions as the

receive data 2 input from the external PHY.

1JTAG Test

Data Input

(Internal PHY

Mode)

TDI

(PU)

In Internal PHY Mode, this pin functions as the

JTAG data input.

Receive Data

(External

PHY Mode)

RXD3

(PD)

In External PHY Mode, this pin functions as the

receive data 3 input from the external PHY.

LAN89730 Datasheet(PDF) 18 Page - Microchip Technology

LAN89730 Datasheet(HTML) 18 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL