Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

LAN89730 Datasheet(PDF) 134 Page - Microchip Technology

Part # LAN89730
Description  Implements Reduced Power Operating Modes
PDF  218 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

LAN89730 Datasheet(HTML) 134 Page - Microchip Technology

Back Button LAN89730 Datasheet HTML 130Page - Microchip Technology LAN89730 Datasheet HTML 131Page - Microchip Technology LAN89730 Datasheet HTML 132Page - Microchip Technology LAN89730 Datasheet HTML 133Page - Microchip Technology LAN89730 Datasheet HTML 134Page - Microchip Technology LAN89730 Datasheet HTML 135Page - Microchip Technology LAN89730 Datasheet HTML 136Page - Microchip Technology LAN89730 Datasheet HTML 137Page - Microchip Technology LAN89730 Datasheet HTML 138Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 134 / 218 page
background image
LAN89730
DS60001348A-page 134
 2013-2015 Microchip Technology Inc.
6.3.11
AUTOMATIC FLOW CONTROL CONFIGURATION REGISTER (AFC_CFG)
This register configures the mechanism that controls both the automatic- and software-initiated transmission of pause
frames and back pressure. Refer to Section 4.5.1, "Flow Control" for more information on flow control operation.
Address:
02Ch
Size:
32 bits
Note:
The device will not transmit pause frames or assert back pressure if the transmitter is disabled.
Bits
Description
Type
Default
31:24
RESERVED
RO
-
23:16
Automatic Flow Control High Level (AFC_HI)
Specifies, in multiples of 64 bytes, the level at which flow control will trigger.
When this limit is reached, the chip will apply back pressure or will transmit a
pause frame, as programmed in bits [3:0] of this register.
During full-duplex operation, only a single pause frame is transmitted when
this level is reached. The pause time transmitted in this frame is programmed
in the Pause Time (FCPT) field of the Flow Control Register (FLOW), con-
tained in the MAC CSR space.
During half-duplex operation, each incoming frame that matches the criteria in
bits [3:0] of this register will be jammed for the period set in the BACK_DUR
field.
R/W
00h
15:8
Automatic Flow Control Low Level (AFC_LO)
Specifies, in multiples of 64 bytes, the level at which a pause frame is trans-
mitted with a pause time setting of zero. When the amount of data in the RX
Data FIFO falls below this level, the pause frame is transmitted. A pause time
value of zero instructs the other transmitting device to immediately resume
transmission. The zero time pause frame will only be transmitted if the RX
Data FIFO had reached the AFC_HI level and a pause frame was sent. A zero
pause time frame is sent whenever automatic flow control in enabled in bits
[3:0] of this register.
R/W
00h



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com