Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

WM8776EFT Datasheet(PDF) 42 Page - Wolfson Microelectronics plc

Part # WM8776EFT
Description  24 BIT 192KHZ STEREO CODEC WITH 5 CHANNEL I/P MULTIPLEXER
PDF  55 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  WOLFSON [Wolfson Microelectronics plc]
Direct Link  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8776EFT Datasheet(HTML) 42 Page - Wolfson Microelectronics plc

Back Button WM8776EFT Datasheet HTML 38Page - Wolfson Microelectronics plc WM8776EFT Datasheet HTML 39Page - Wolfson Microelectronics plc WM8776EFT Datasheet HTML 40Page - Wolfson Microelectronics plc WM8776EFT Datasheet HTML 41Page - Wolfson Microelectronics plc WM8776EFT Datasheet HTML 42Page - Wolfson Microelectronics plc WM8776EFT Datasheet HTML 43Page - Wolfson Microelectronics plc WM8776EFT Datasheet HTML 44Page - Wolfson Microelectronics plc WM8776EFT Datasheet HTML 45Page - Wolfson Microelectronics plc WM8776EFT Datasheet HTML 46Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 42 / 55 page
background image
WM8776
Product Preview
w
PP Rev 1.91 June 2004
42
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
1:0
DACFMT[1:0]
10
DAC Interface format select
00: right justified mode
01: left justified mode
10: I
2S mode
11: DSP mode
DACLRC Polarity or DSP Early/Late mode select
2
DACLRP
0
Left Justified / Right Justified /
I
2S
0: Standard DACLRC Polarity
1: Inverted DACLRC Polarity
DSP Mode
0: Early Mode
1: Late Mode
3
DACBCP
0
DAC BITCLK Polarity
0: Normal – DIN and DACLRC sampled on rising edge of
DACBCLK.
1: Inverted - DIN and DACLRC sampled on falling edge of
DACBCLK.
R10 (0Ah)
0001010
DAC Interface
Control
5:4
DACWL[1:0]
10
DAC Input Word Length
00: 16-bit Mode
01: 20-bit Mode
10: 24-bit Mode
11: 32-bit Mode (not supported in right justified mode)
1:0
ADCFMT[1:0]
10
ADC Interface format select
00: right justified mode
01: left justified mode
10: I
2S mode
11: DSP mode
ADCLRC Polarity or DSP Early/Late mode select
2
ADCLRP
0
Left Justified / Right Justified /
I
2S
0: Standard ADCLRC Polarity
1: Inverted ADCLRC Polarity
DSP Mode
0: Early Mode
1: Late Mode
3
ADCBCP
0
ADC BITCLK Polarity
0: Normal - ADCLRC sampled on rising edge of
ADCBCLK; DOUT changes on falling edge of ADCBCLK.
1: Inverted - ADCLRC sampled on falling edge of
ADCBCLK; DOUT changes on rising edge of ADCBCLK.
5:4
ADCWL[1:0]
10
ADC Input Word Length
00: 16-bit Mode
01: 20-bit Mode
10: 24-bit Mode
11: 32-bit Mode (not supported in right justified mode)
6
ADCMCLK
0
ADCMCLK Polarity:
0: non-inverted
1: inverted
R11 (0Bh)
0001011
ADC Interface
Control
8
ADCHPD
0
ADC Highpass Filter Disable:
0: Highpass Filter enabled
1: Highpass Filter disabled



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com