PC97307VUL datasheet(47/218 Pages) NSC

47 / 218 page

Keyboard (and Mouse) Controller (KBC) (Logical Devices 0 and 1)

www.national.com

FIGURE 3-7. Quasi-Bidirectional Driver

FIGURE 3-8. Current Limiting Resistor

Port

Write

Internal Bus

PORT

F/F

ORL, ANL

+VCC

PAD

PC87307/PC97307

Port Pin

R: current limiting resistor

A small-value series current limiting

resistor is recommended when

port pins are used for input.

100

500

Ω

–

100

500

Ω

–

If a 1 is asserted, an externally applied signal may pull down

the output. Therefore, input from this quasi-bidirectional cir-

cuit can be correctly read if preceded by a 1 written to out-

put.

P20 and P21 are driven by open-drain drivers.

When the KBC is reset, all port data bits are initialized to 1.

3.5

INTERNAL KBC - PC87307/PC97307 INTERFACE

The KBC interfaces internally with the part via three regis-

ters: an input (DBBIN), output (DBBOUT) and status (STA-

TUS) register. See Figure 3-1 on page 43 and Table 3-1.

TABLE 3-1. System Interface Operations

RD WR

Default

Addresses

Operation

60h

Read DBBOUT

60h

Write DBBIN, F1 Clear (Data)

64h

Read STATUS

64h

Write DBBIN, F1 Set (Command)

Table 3-1 illustrates the use of address line A2 to differenti-

ate between data and commands. The device is selected by

chip identification of default address 60h (when A2 is 0) or

64h (when A2 is 1). After reset, these addresses can be

changed by software.

3.5.1

The KBC DBBOUT Register, Offset 60h,

Read Only

The DBBOUT register transfers data from the keyboard

controller to the part. It is written to by the keyboard control-

ler and read by the part for transfer to the PC. The PC may

be notified of the need to read data from the KBC by an in-

terrupt request or by polling the Output Buffer Full (OBF) bit

(bit 0 of the KBC STATUS register described in Section

3.5.3 on page 48).

3.5.2

The KBC DBBIN Register, Offset 60h (F1 Clear)

or 64h (F1 Set), Write Only

The DBBIN register transfers data from the part system to

the keyboard controller. (This transaction is transparent to

the user, who should program the device as if direct access

to the registers were in effect.)

When data is received in this manner, an Input Buffer Full

(IBF) internal interrupt may be generated in the KBC, to deal

with this data. Alternatively, reception of data in this manner

can be detected by the KBC polling the Input Buffer Full bit

(IBF, bit 1 of the KBC STATUS register).

PC97307VUL Datasheet(PDF) 47 Page - National Semiconductor (TI)

PC97307VUL Datasheet(HTML) 47 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL