TNETV6421INZDU4 datasheet(6/222 Pages) TI1

6 / 222 page

Revision History

TMS320C6421

Fixed-Point Digital Signal Processor

SPRS346D – JANUARY 2007 – REVISED JUNE 2008

www.ti.com

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

This data manual revision history highlights the technical changes made to the SPRS346C device-specific

data manual to make it an SPRS346D revision.

Scope: Applicable updates to the TMS320C642x, specifically relating to the TMS320C6421 device, have

been incorporated.

• Added 700-MHz C64x+™ device speed.

• Added designators for low-power (-L) devices.

SEE

ADDITIONS/MODIFICATIONS/DELETIONS

Section 1.1

Added "5600 MIPS" to "High-Performance Digital Signal Processor (C6421)" bullet

Section 1.2

•

In first paragraph, updated/changed the following:

–

First sentence from "With performance up to 4800 million instructions per second (MIPS) at a

clock rate of 600 MHz..." to "With performance up to 5600 million instructions per second (MIPS)

with a clock rate of 700 MHz..."

–

Fifth sentence from "The DSP core can produce...for a total of 2400 million MACs per second...or

a total of 4800 MMACS."to "The DSP core can produce...for a total of 2800 million MACs per

second...or a total of 5600 MMACS."

Section 2.7

Updated/Changed Figure 2-12, Device Nomenclature, to reflect new device speeds and low-power

designator (-L suffix).

Section 2.5

Table 2-20, Multichannel Audio Serial Port (McASP0) Terminal Functions:

•

Updated/Changed AFSR0/DR0/GP[100] pin description from "... frame synchronization AFSX0..." to

"...frame synchronization AFSR0..."

•

Updated/Changed AFSX0/DX1/GP[107] pin description from "...frame synchronization AFSR0..." to

"...frame synchronization AFSX0..."

Section 2.5

Table 2-25, Standalone GPIO 3.3 V Terminal Functions:

•

Added "Note: GP[xx] is only available when AEM = 0 or 5" to GP[36] through GP[43].

Section 3.7.3.1

Table 3-19, Multiplexed Pins on C6421:

•

Added "Note: GP[43:36] are only available when AEM = 0 or 5" to GP[36] through GP[43].

Section 5.3

Updated/Changed ICDD and IDDD test conditions and footnote in Section 5.3, Electrical Characteristics

Over Recommended Ranges of Supply Voltage and Operating Temperature (Unless Otherwise Noted).

Section 5.2

Deleted "Future variants..." footnote from table

Section 6.7.1

Table 6-15, PLLC1 Clock Frequency Ranges:

•

Updated/Changed PLLOUT 1.2V-CVDD max value from "700 MHz" to "600 MHz" for

-6/-5/-4/-Q6/-Q5/-Q4 devices.

•

Updated/Changed SYSCLK1 1.05V-CVDD max value from "560 MHz" to "520 MHz" for -7 devices.

Section 6.7.1

Updated/Changed sentence from "TI requires EMI filter manufacturer Murata..." to "TI recommends EMI

filter manufacturer Murata..."

Section 6.7.4

Deleted "(-4, -4Q, -4S, -5, -5Q, -5S, -6)" from Table 6-19 title, Timing Requirements for MXI/CLKIN.

Revision History

Submit Documentation Feedback

TNETV6421INZDU4 Datasheet(PDF) 6 Page - Texas Instruments

TNETV6421INZDU4 Datasheet(HTML) 6 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL