Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

TMS320VC5402 Datasheet(PDF) 55 Page - Texas Instruments

Click here to check the latest version.
Part # TMS320VC5402
Description  FIXED-POINT DIGITAL SIGNAL PROCESSOR
PDF  72 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

TMS320VC5402 Datasheet(HTML) 55 Page - Texas Instruments

Back Button TMS320VC5402 Datasheet HTML 51Page - Texas Instruments TMS320VC5402 Datasheet HTML 52Page - Texas Instruments TMS320VC5402 Datasheet HTML 53Page - Texas Instruments TMS320VC5402 Datasheet HTML 54Page - Texas Instruments TMS320VC5402 Datasheet HTML 55Page - Texas Instruments TMS320VC5402 Datasheet HTML 56Page - Texas Instruments TMS320VC5402 Datasheet HTML 57Page - Texas Instruments TMS320VC5402 Datasheet HTML 58Page - Texas Instruments TMS320VC5402 Datasheet HTML 59Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 55 / 72 page
background image
TMS320VC5402
FIXEDPOINT DIGITAL SIGNAL PROCESSOR
SPRS079G − OCTOBER 1998 − REVISED OCTOBER 2008
55
POST OFFICE BOX 1443
• HOUSTON, TEXAS 77251−1443
multichannel buffered serial port timing
timing requirements for McBSP [H=0.5tc(CO)]†(see Figure 28 and Figure 29)
MIN
MAX
UNIT
tc(BCKRX)
Cycle time, BCLKR/X
BCLKR/X ext
4H
ns
tw(BCKRX)
Pulse duration, BCLKR/X high or BCLKR/X low
BCLKR/X ext
2H−2
ns
tsu(BFRH-BCKRL)
Setup time, external BFSR high before BCLKR low
BCLKR int
8
ns
tsu(BFRH-BCKRL)
Setup time, external BFSR high before BCLKR low
BCLKR ext
1
ns
th(BCKRL-BFRH)
Hold time, external BFSR high after BCLKR low
BCLKR int
0
ns
th(BCKRL-BFRH)
Hold time, external BFSR high after BCLKR low
BCLKR ext
3
ns
tsu(BDRV-BCKRL)
Setup time, BDR valid before BCLKR low
BCLKR int
5
ns
tsu(BDRV-BCKRL)
Setup time, BDR valid before BCLKR low
BCLKR ext
0
ns
th(BCKRL-BDRV)
Hold time, BDR valid after BCLKR low
BCLKR int
0
ns
th(BCKRL-BDRV)
Hold time, BDR valid after BCLKR low
BCLKR ext
4
ns
tsu(BFXH-BCKXL)
Setup time, external BFSX high before BCLKX low
BCLKX int
7
ns
tsu(BFXH-BCKXL)
Setup time, external BFSX high before BCLKX low
BCLKX ext
0
ns
th(BCKXL-BFXH)
Hold time, external BFSX high after BCLKX low
BCLKX int
0
ns
th(BCKXL-BFXH)
Hold time, external BFSX high after BCLKX low
BCLKX ext
3
ns
tr(BCKRX)
Rise time, BCKR/X
BCLKR/X ext
8
ns
tf(BCKRX)
Fall time, BCKR/X
BCLKR/X ext
8
ns
† CLKRP = CLKXP = FSRP = FSXP = 0. If the polarity of any of the signals is inverted, then the timing references of that signal are also inverted.
switching characteristics for McBSP [H=0.5tc(CO)]† (see Figure 28 and Figure 29)
PARAMETER
MIN
MAX
UNIT
tc(BCKRX)
Cycle time, BCLKR/X
BCLKR/X int
4H
ns
tw(BCKRXH)
Pulse duration, BCLKR/X high
BCLKR/X int
D − 2‡
D + 2‡
ns
tw(BCKRXL)
Pulse duration, BCLKR/X low
BCLKR/X int
C − 2‡
C + 2‡
ns
td(BCKRH-BFRV)
Delay time, BCLKR high to internal BFSR valid
BCLKR int
−2
2
ns
td(BCKRH-BFRV)
Delay time, BCLKR high to internal BFSR valid
BCLKR ext
3
9
ns
td(BCKXH-BFXV)
Delay time, BCLKX high to internal BFSX valid
BCLKX int
0
4
ns
td(BCKXH-BFXV)
Delay time, BCLKX high to internal BFSX valid
BCLKX ext
8
11
ns
tdis(BCKXH-BDXHZ)
Disable time, BCLKX high to BDX high impedance following last data
BCLKX int
−1
4
ns
tdis(BCKXH-BDXHZ)
Disable time, BCLKX high to BDX high impedance following last data
bit of transfer
BCLKX ext
3
9
ns
td(BCKXH-BDXV)
Delay time, BCLKX high to BDX valid
DXENA = 0§
BCLKX int
0¶
7
ns
td(BCKXH-BDXV)
Delay time, BCLKX high to BDX valid
DXENA = 0§
BCLKX ext
3
11
ns
td(BFXH-BDXV)
Delay time, BFSX high to BDX valid
BFSX int
−1¶
3
ns
td(BFXH-BDXV)
ONLY applies when in data delay 0 (XDATDLY = 00b) mode
BFSX ext
3
13
ns
† CLKRP = CLKXP = FSRP = FSXP = 0. If the polarity of any of the signals is inverted, then the timing references of that signal are also inverted.
‡ T = BCLKRX period = (1 + CLKGDV) * 2H
C =
BCLKRX low pulse width = T/2 when CLKGDV is odd or zero and = (CLKGDV/2) * 2H when CLKGDV is even
D =
BCLKRX high pulse width = T/2 when CLKGDV is odd or zero and = (CLKGDV/2 + 1) * 2H when CLKGDV is even
§ The transmit delay enable (DXENA) and A−bis mode (ABIS) features of the McBSP are not implemented on the TMS320VC5402.
¶ Minimum delay times also represent minimum output hold times.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com