ST72325AR7-Auto datasheet(135/243 Pages) STMICROELECTRONICS

135 / 243 page

Obsolete

Product(s)

- Obsolete

Product(s)

ST72325xxx-Auto

Serial peripheral interface (SPI)

Doc ID 13770 Rev 3

135/243

14.8

SPI registers

14.8.1

Control register (SPICR)

SPICR

Reset value: 0000 xxxx (0xh)

543

SPIE

SPE

SPR2

MSTR

CPOL

CPHA

SPR[1:0]

Table 67.

SPICR register description

Bit

Name

Function

7SPIE

Serial Peripheral Interrupt Enable

This bit is set and cleared by software.

0: Interrupt is inhibited

1: An SPI interrupt is generated whenever SPIF = 1, MODF = 1 or OVR = 1 in the

SPICSR register.

SPE

Serial Peripheral Output Enable

This bit is set and cleared by software. It is also cleared by hardware when, in

master mode, SS = 0 (see Master mode fault (MODF) on page 132). The SPE bit

is cleared by reset, so the SPI peripheral is not initially connected to the external

pins.

0: I/O pins free for general purpose I/O

1: SPI I/O pin alternate functions enabled

5SPR2

Divider Enable

This bit is set and cleared by software and is cleared by reset. It is used with the

SPR[1:0] bits to set the baud rate. Refer to Table 68.

0: Divider by 2 enabled

1: Divider by 2 disabled

Note: This bit has no effect in slave mode.

4MSTR

Master Mode

This bit is set and cleared by software. It is also cleared by hardware when, in

master mode, SS =0 (see Master mode fault (MODF) on page 132).

0: Slave mode

1: Master mode. The function of the SCK pin changes from an input to an output

and the functions of the MISO and MOSI pins are reversed.

3CPOL

Clock Polarity

This bit is set and cleared by software. This bit determines the idle state of the

serial Clock. The CPOL bit affects both the master and slave modes.

0: SCK pin has a low level idle state

1: SCK pin has a high level idle state

Note: If CPOL is changed at the communication byte boundaries, the SPI must be

disabled by resetting the SPE bit.

2CPHA

Clock Phase

This bit is set and cleared by software.

0: The first clock transition is the first data capture edge.

1: The second clock transition is the first capture edge.

Note: The slave must have the same CPOL and CPHA settings as the master.

ST72325AR7-Auto Datasheet(PDF) 135 Page - STMicroelectronics

ST72325AR7-Auto Datasheet(HTML) 135 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL