 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
ST72325AR7-Auto Datasheet(PDF) 151 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST72325AR7-Auto Datasheet(HTML) 151 Page - STMicroelectronics |
|
|
151 / 243 page  Obsolete Product(s) - Obsolete Product(s) ST72325xxx-Auto Serial communications interface (SCI) Doc ID 13770 Rev 3 151/243 15.7 SCI registers 15.7.1 Status register (SCISR) Idle Line Detected IDLE ILIE Yes No Parity Error PE PIE Yes No Table 73. SCI interrupt control/wake-up capability Interrupt event Event flag Enable control bit Exit from Wait Exit from Halt SCISR Reset value: 1100 0000 (C0h) 76 543 21 0 TDRE TC RDRF IDLE OR NF FE PE RO RO RO RO RO RO RO RO Table 74. SCISR register description Bit Name Function 7TDRE Transmit data register empty This bit is set by hardware when the content of the TDR register has been transferred into the shift register. An interrupt is generated if the TIE bit = 1 in the SCICR2 register. It is cleared by a software sequence (an access to the SCISR register followed by a write to the SCIDR register). 0: Data is not transferred to the shift register 1: Data is transferred to the shift register Note: Data is not transferred to the shift register unless the TDRE bit is cleared. 6TC Transmission complete This bit is set by hardware when transmission of a frame containing Data is complete. An interrupt is generated if TCIE = 1 in the SCICR2 register. It is cleared by a software sequence (an access to the SCISR register followed by a write to the SCIDR register). 0: Transmission is not complete 1: Transmission is complete Note: TC is not set after the transmission of a Preamble or a Break. 5 RDRF Received data ready flag This bit is set by hardware when the content of the RDR register has been transferred to the SCIDR register. An interrupt is generated if RIE = 1 in the SCICR2 register. It is cleared by a software sequence (an access to the SCISR register followed by a read to the SCIDR register). 0: Data is not received 1: Received data is ready to be read |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
