STM32F303C6 datasheet(14/115 Pages) STMICROELECTRONICS

14 / 115 page

Functional overview

STM32F303x6/x8

14/115

DocID025083 Rev 5

3.2.3

Boot modes

At startup, BOOT0 pin and BOOT1 option bit are used to select one of the three boot

options:

•

Boot from user Flash memory

•

Boot from System Memory

•

Boot from embedded SRAM

The boot loader is located in System Memory. It is used to reprogram the Flash memory by

using USART1 (PA9/PA10), USART2 (PA2/PA3), I2C1 (PB6/PB7).

3.3

Cyclic redundancy check calculation unit (CRC)

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code using a

configurable generator polynomial value and size.

Among other applications, CRC-based techniques are used to verify data transmission or

storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of

verifying the Flash memory integrity. The CRC calculation unit helps compute a signature of

the software during runtime, to be compared with a reference signature generated at link-

time and stored at a given memory location.

3.4

Power management

3.4.1

Power supply schemes

•

VSS, VDD = 2.0 to 3.6 V: external power supply for I/Os and the internal regulator. It is

provided externally through VDD pins.

•

VSSA, VDDA = 2.0 to 3.6 V: external analog power supply for ADC, DACs, comparators

operational amplifiers, reset blocks, RCs and PLL.The minimum voltage to be applied

to VDDA differs from one analog peripherals to another. See the Table 3 below,

summarizing the VDDA ranges for analog peripherals. The VDDA voltage level must be

always greater or equal to the VDD voltage level and must be provided first.

•

VDD18 = 1.65 to 1.95 V (VDD18 domain): power supply for digital core, SRAM and Flash

memory. VDD18 is internally generated through an internal voltage regulator.

•

VBAT = 1.65 to 3.6 V: power supply for RTC, external clock 32 kHz oscillator and

backup registers (through power switch) when VDD is not present.

3.4.2

Power supply supervisor

The device has an integrated power-on reset (POR) and power-down reset (PDR) circuits.

They are always active, and ensure proper operation above a threshold of 2 V. The device

Table 3. VDDA ranges for analog peripherals

Analog peripheral

Min VDDAsupply

Max VDDAsupply

ADC/COMP

2 V

3.6 V

DAC/OPAMP

2.4 V

3.6 V

STM32F303C6 Datasheet(PDF) 14 Page - STMicroelectronics

STM32F303C6 Datasheet(HTML) 14 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL