R5F100GC datasheet(148/202 Pages) RENESAS

148 / 202 page

RL78/G13

3. ELECTRICAL SPECIFICATIONS (G: INDUSTRIAL APPLICATIONS TA = -40 to +105

C)

Page 148 of 196

R01DS0131EJ0330 Rev.3.30

Mar 31, 2016

(3) During communication at same potential (CSI mode) (slave mode, SCKp... external clock input)

(TA =

40 to +105C, 2.4 V  EVDD0 = EVDD1  VDD  5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

HS (high-speed main) Mode

Parameter

Symbol

Conditions

MIN.

MAX.

Unit

20 MHz < fMCK

16/fMCK

4.0 V

 EVDD0  5.5

fMCK

 20 MHz

12/fMCK

16 MHz < fMCK

16/fMCK

2.7 V

 EVDD0  5.5

fMCK

 16 MHz

12/fMCK

16/fMCK

SCKp cycle time

Note 5

tKCY2

2.4 V

 EVDD0  5.5 V

12/fMCK and 1000

4.0 V

 EVDD0  5.5 V

tKCY2/2

 14

2.7 V

 EVDD0  5.5 V

tKCY2/2

 16

SCKp high-/low-level

width

tKH2,

tKL2

2.4 V

 EVDD0  5.5 V

tKCY2/2

 36

2.7 V

 EVDD0  5.5 V

1/fMCK+40

SIp setup time

(to SCKp

) Note 1

tSIK2

2.4 V

 EVDD0  5.5 V

1/fMCK+60

SIp hold time

(from SCKp

) Note 2

tKSI2

2.4 V

 EVDD0  5.5 V

1/fMCK+62

2.7 V

 EVDD0  5.5

2/fMCK+66

Delay time from

SCKp

 to SOp output

Note 3

tKSO2

C = 30 pF

Note 4

2.4 V

 EVDD0  5.5

2/fMCK+113

Notes 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes “to

SCKp

” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes “from

SCKp

” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output

becomes “from SCKp

” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

4. C is the load capacitance of the SOp output lines.

5. Transfer rate in the SNOOZE mode : MAX. 1 Mbps

Caution

Select the normal input buffer for the SIp pin and SCKp pin and the normal output mode for the

SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

Remarks 1.

p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31), m: Unit number (m = 0, 1),

n: Channel number (n = 0 to 3), g: PIM number (g = 0, 1, 4, 5, 8, 14)

fMCK: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,

n: Channel number (mn = 00 to 03, 10 to 13))

CSI mode connection diagram (during communication at same potential)

RL78

microcontroller

SCKp

SOp

SCK

User device

SIp

R5F100GC Datasheet(PDF) 148 Page - Renesas Technology Corp

R5F100GC Datasheet(HTML) 148 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL