Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

R5F100GC Datasheet(PDF) 152 Page - Renesas Technology Corp

Part # R5F100GC
Description  True Low Power Platform
PDF  202 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

R5F100GC Datasheet(HTML) 152 Page - Renesas Technology Corp

Back Button R5F100GC Datasheet HTML 148Page - Renesas Technology Corp R5F100GC Datasheet HTML 149Page - Renesas Technology Corp R5F100GC Datasheet HTML 150Page - Renesas Technology Corp R5F100GC Datasheet HTML 151Page - Renesas Technology Corp R5F100GC Datasheet HTML 152Page - Renesas Technology Corp R5F100GC Datasheet HTML 153Page - Renesas Technology Corp R5F100GC Datasheet HTML 154Page - Renesas Technology Corp R5F100GC Datasheet HTML 155Page - Renesas Technology Corp R5F100GC Datasheet HTML 156Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 152 / 202 page
background image
RL78/G13
3. ELECTRICAL SPECIFICATIONS (G: INDUSTRIAL APPLICATIONS TA = -40 to +105
C)
Page 152 of 196
R01DS0131EJ0330 Rev.3.30
Mar 31, 2016
(5) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode) (1/2)
(TA =
40 to +105C, 2.4 V  EVDD0 = EVDD1  VDD  5.5 V, VSS = EVSS0 = EVSS1 = 0 V)
HS (high-speed main)
Mode
Parameter
Symbol
Conditions
MIN.
MAX.
Unit
fMCK/12
Note 1
bps
4.0 V
 EVDD0  5.5
V,
2.7 V
 Vb  4.0 V
Theoretical value of the
maximum transfer rate
fCLK = 32 MHz, fMCK = fCLK
2.6
Mbps
fMCK/12
Note 1
bps
2.7 V
 EVDD0 < 4.0
V,
2.3 V
 Vb  2.7 V
Theoretical value of the
maximum transfer rate
fCLK = 32 MHz, fMCK = fCLK
2.6
Mbps
fMCK/12
Notes 1,2
bps
Transfer rate
Reception
2.4 V
 EVDD0 < 3.3
V,
1.6 V
 Vb  2.0 V
Theoretical value of the
maximum transfer rate
fCLK = 32 MHz, fMCK = fCLK
2.6
Mbps
Notes 1. Transfer rate in the SNOOZE mode is 4800 bps only.
2. The following conditions are required for low voltage interface when EVDD0 < VDD.
2.4 V
 EVDD0 < 2.7 V : MAX. 1.3 Mbps
Caution
Select the TTL input buffer for the RxDq pin and the N-ch open drain output (VDD tolerance (for the
20- to 52-pin products)/EVDD tolerance (for the 64- to 100-pin products)) mode for the TxDq pin by
using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL,
see the DC characteristics with TTL input buffer selected.
Remarks 1.
Vb[V]: Communication line voltage
2.
q: UART number (q = 0 to 3), g: PIM and POM number (g = 0, 1, 8, 14)
3.
fMCK: Serial array unit operation clock frequency
(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,
n: Channel number (mn = 00 to 03, 10 to 13)
4.
UART2 cannot communicate at different potential when bit 1 (PIOR1) of peripheral I/O redirection
register (PIOR) is 1.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com