Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

HT82V70 Datasheet(PDF) 21 Page - Holtek Semiconductor Inc

Part # HT82V70
Description  Two 6-Channel, up to 240MSPS CIS Timing Generator and Shading Correction
PDF  71 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  HOLTEK [Holtek Semiconductor Inc]
Direct Link  http://www.holtek.com
Logo HOLTEK - Holtek Semiconductor Inc

HT82V70 Datasheet(HTML) 21 Page - Holtek Semiconductor Inc

Back Button HT82V70 Datasheet HTML 17Page - Holtek Semiconductor Inc HT82V70 Datasheet HTML 18Page - Holtek Semiconductor Inc HT82V70 Datasheet HTML 19Page - Holtek Semiconductor Inc HT82V70 Datasheet HTML 20Page - Holtek Semiconductor Inc HT82V70 Datasheet HTML 21Page - Holtek Semiconductor Inc HT82V70 Datasheet HTML 22Page - Holtek Semiconductor Inc HT82V70 Datasheet HTML 23Page - Holtek Semiconductor Inc HT82V70 Datasheet HTML 24Page - Holtek Semiconductor Inc HT82V70 Datasheet HTML 25Page - Holtek Semiconductor Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 71 page
background image
Rev. 1.00
21
January 12, 2017
HT82V70
• Address P0_11h: Data Path Control Register 1
Bit
Mode
Description
Default
7-6
R/W
Video Port VD signal selection
00: V sync
01: V valid
10: H sync
11: H valid
01
5-4
R/W
Video Port HD signal selection
00: V sync
01: V valid
10: H sync
11: H valid
11
3-2
—
Reserved
—
1
R/W
Video Port clock out polarity selection
0: Positive edge
1: Negative edge
0
0
RO
Shading/DSP Transfer Done
Note: only for Shading Ram ↔ DSP
—
• Address P0_12h: Data Path Control Register 2
Bit
Mode
Description
Default
7-3
—
Reserved
2
R/W
CIS Data Output Order on Video Port
0: Big endian
1: Little endian
Note: 1. If P0_10[6] is pixel-by-pixel and big endian is chosen, then the
data output format is {CIS1[7:0], CIS2[7:0]} and vice versa.
2. If P0_10[6] is line-by-line and big endian is chosen, the data
output format is {CIS1_0[7:0], CIS1_1[7:0]}, {CIS1_2[7:0],
CIS1_3[7:0]}, …{CIS2_0[7:0], CIS2_1[7:0]}, {CIS2_2[7:0],
CIS2_3[7:0]}
0
1
R/W
Line wait enable
0: Disable
1: Enable
Note: If Line wait enable and Output Data Format is "Line-by-Line"
as set in register P0_10[6], after the CIS1 data of a line has
been transferred, the CIS2 data will not be transferred until the
counter reaches the value set by registers P0_13h and P0_14h
0
0
R/W
CIS2 Lamp Control Selection
0: Depend on tg1,CIS1 Lamp, mode relative register
1: Depends on tg2,CIS2 Lamp, mode relative registers
Note: When CIS2 Lamp Control Selection is not set; CIS2 light signals
only depend on TG1 and CIS1 lamp control, mode relative registers
and TG2 and CIS2 registers are ignored.
1
• Address P0_13h: Line Wait Counter MSB Register
Bit
Mode
Description
Default
7-0
R/W
Line Wait Counter MSB
Note: Counter is based on the VPFE clock
00h
• Address P0_14h: Line Wait Counter LSB Register
Bit
Mode
Description
Default
7-0
R/W
Line Wait Counter LSB
Note: Counter is based on the VPFE clock
00h



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com