Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

ECT25S40LP1CR Datasheet(PDF) 3 Page - E-CMOS Corporation

Part # ECT25S40LP1CR
Description  4M BIT SPI NOR FLASH
PDF  46 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  E-CMOS [E-CMOS Corporation]
Direct Link  http://www.ecmos.com.tw/
Logo E-CMOS - E-CMOS Corporation

ECT25S40LP1CR Datasheet(HTML) 3 Page - E-CMOS Corporation

  ECT25S40LP1CR Datasheet HTML 1Page - E-CMOS Corporation ECT25S40LP1CR Datasheet HTML 2Page - E-CMOS Corporation ECT25S40LP1CR Datasheet HTML 3Page - E-CMOS Corporation ECT25S40LP1CR Datasheet HTML 4Page - E-CMOS Corporation ECT25S40LP1CR Datasheet HTML 5Page - E-CMOS Corporation ECT25S40LP1CR Datasheet HTML 6Page - E-CMOS Corporation ECT25S40LP1CR Datasheet HTML 7Page - E-CMOS Corporation ECT25S40LP1CR Datasheet HTML 8Page - E-CMOS Corporation ECT25S40LP1CR Datasheet HTML 9Page - E-CMOS Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 46 page
background image
E-CMOS Corp. (www.ecmos.com.tw)
Page 3 of 46
4L08N-Rev.F001
ECT25S40
4M BIT SPI NOR FLASH
Figure 3. Pin Configuration DIP8L
Signal Description
During all operations, VCC must be held stable and within the specified
valid range: VCC(min) to VCC(max)
All of the input and output signals must be held High or Low (according to voltages of VIH, VOH,VIL or VOL
See
Section “DC Electrical Characteristics”).These signals are described next.
Input / Output Summary
Table 1. Signal Names
Chip Select (/CS)
The chip select signal indicates when a instruction for the device is in process and the other signals are relevant
for the memory device.When the /CS signal is at the logic high state, the device is not selected and all input
signals are ignored and all output signals are high impedance.
Unless an internal Program, Erase or Write Status Registers embedded operation is in progress, the device will
be in the Standby Power mode. Driving the /CS input to logic low state enables the device, placing it in the
Active Power mode. After Power Up, a falling edge on /CS is required prior to the start of any instruction.
Pin Name
I/O
Description
/CS
I
Chip Select
SO (IO1)
I/O
Serial Output for single bit data Instructions. IO1 for Dual or Quad
Instructions.
/WP (IO2)
I/O
Write Protect in single bit or Dual data Instructions. IO2 in Quad mode.
The signal has an internal pull-up resistor and may be left unconnected
in the host system if not used for Quad Instructions.
VSS
Ground
SI (IO0)
I/O
Serial Input for single bit data Instructions. IO0 for Dual or Quad
Instructions.
SCLK
I
Serial Clock
/HOLD (IO3)
I/O
Hold (pause) serial transfer in single bit or Dual data Instructions. IO3 in
Quad-I/O mode. The signal has an internal pull-up resistor and may be
left unconnected in the host system if not used for Quad Instructions.
VCC
Core and I/O Power Supply



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com