P89LPC904FD datasheet(5/41 Pages) PHILIPS

5 / 41 page

Philips Semiconductors

P89LPC904

8-bit microcontrollers with two-clock accelerated 80C51 core

Preliminary data

Rev. 02 — 25 June 2004

5 of 41

9397 750 13521

Pinning information

5.1 Pinning

5.2 Pin description

Fig 2.

P89LPC904 pinning (SO8).

VDD

VSS

AD11/P0.2/CIN2A/KBI2

P0.4/CIN1A/AD13/DAC1

P1.1/RxD

P0.5/CMPREF/CLKIN

RST/P1.5

P1.0/TxD

002aaa780

Table 3:

P89LPC904 pin description

Symbol

Type

Description

P0.0 to P0.6

2, 6, 7

I/O

Port 0: Port 0 is an I/O port with a user-conﬁgurable output type. During reset Port 0

latches are conﬁgured in the input only mode with the internal pull-up disabled. The

operation of Port 0 pins as inputs and outputs depends upon the port conﬁguration

selected. Each port pin is conﬁgured independently. Refer to Section 8.13.1 “Port

conﬁgurations” and Table 8 “DC electrical characteristics” for details.

The Keypad Interrupt feature operates with Port 0 pins.

All pins have Schmitt triggered inputs.

Port 0 also provides various special functions as described below:

I/O

P0.2 — Port 0 bit 2.

CIN2A — Comparator 2 positive input.

KBI2 — Keyboard input 2.

AD11 — ADC1 channel 1 analog input.

I/O

P0.4 — Port 0 bit 4.

CIN1A — Comparator 1 positive input.

AD13 — ADC1 channel 3 analog input.

DAC1 — Digital to analog converter output.

I/O

P0.5 — Port 0 bit 5.

CMPREF — Comparator reference (negative) input.

CLKIN — External clock input.

P89LPC904FD Datasheet(PDF) 5 Page - NXP Semiconductors

P89LPC904FD Datasheet(HTML) 5 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41

Datasheet Download

Link URL