TLE7209-2R datasheet(13/32 Pages) INFINEON

13 / 32 page

TLE 7209-2R

Circuit Description

Preliminary Datasheet

V1.0, 2004-mar-12

2.4.2.3

SPI-Communication

The 16 input bits consist of the SPI-instruction byte and a second, unused byte. The 16

output bits consist of the verification-byte and the data-byte (see also Figure 8). The

definition of these bytes is given in the subsequent sections.

Figure 8

SPI communication

2.4.2.4

SPI instruction

The uppermost 2 bit of the instruction byte contain the chip-address. The chip-address

of the TLE 7209-2R is 00. During read-access, the output data according to the register

requested in the instruction byte are applied to SDO within the same SPI frame. That

means, the output data corresponding to an instruction byte sent during one SPI frame

are transmitted to SDO during the same SPI frame.

Table 3

SPI Instruction Format

MSB

76543210

INSTR4

INSTR3

INSTR2

INSTR1

INSTR0

INSW

Table 4

SPI instruction Description

Bit

Name

Description

7,6

CPAD1,0

Chip Address (has to be ‘0’, ‘0’)

5-1

INSTR (4-0)

SPI instruction (encoding)

INSW

Even parity

SDI

SCK

CSN

SDO

SPI Instruction

not used

MSB

LSB

Verification byte

data-byte

MSB

LSB MSB

LSB

TLE7209-2R Datasheet(PDF) 13 Page - Infineon Technologies AG

TLE7209-2R Datasheet(HTML) 13 Page - Infineon Technologies AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32

Datasheet Download

Link URL