P89LPC912FDH datasheet(2/63 Pages) PHILIPS

2 / 63 page

Philips Semiconductors

P89LPC912/913/914

8-bit microcontrollers with two-clock 80C51 core

Product data

Rev. 03 — 17 December 2004

2 of 63

9397 750 14468

• Serial Flash In-Circuit Programming (ICP) allows simple production coding with

commercial EPROM programmers. Flash security bits prevent reading of sensitive

application programs.

• Watchdog timer with separate on-chip oscillator, requiring no external

components. The watchdog prescaler is selectable from 8 values.

• Low voltage reset (Brownout detect) allows a graceful system shutdown when

power fails. May optionally be conﬁgured as an interrupt.

• Idle and two different Power-down reduced power modes. Improved wake-up from

Power-down mode (a low interrupt input starts execution). Typical Power-down

current is 1

µA (total Power-down with voltage comparators disabled).

• Active-LOW reset. On-chip power-on reset allows operation without external reset

components. A reset counter and reset glitch suppression circuitry prevent

spurious and incomplete resets. A software reset function is also available.

• Conﬁgurable on-chip oscillator with frequency range options selected by user

programmed Flash conﬁguration bits. Oscillator options support frequencies from

20 kHz to the maximum operating frequency of 18 MHz (P89LPC912,

P89LPC913).

• Oscillator Fail Detect. The watchdog timer has a separate fully on-chip oscillator

allowing it to perform an oscillator fail detect function.

• Programmable port output conﬁguration options: quasi-bidirectional, open drain,

push-pull, input-only.

• Port ‘input pattern match’ detect. Port 0 may generate an interrupt when the value

of the pins match or do not match a programmable pattern.

• LED drive capability (20 mA) on all port pins. A maximum limit is speciﬁed for the

entire chip.

• Controlled slew rate port outputs to reduce EMI. Outputs have approximately 10 ns

minimum ramp times.

• Only power and ground connections are required to operate the

P89LPC912/913/914 when internal reset option is selected.

• Four interrupt priority levels.

• Four keypad interrupt inputs.

• Second data pointer.

• Schmitt trigger port inputs.

• Emulation support.

P89LPC912FDH Datasheet(PDF) 2 Page - NXP Semiconductors

P89LPC912FDH Datasheet(HTML) 2 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63

Datasheet Download

Link URL