| Electronic Components Datasheet Search |
|
DAC5686IPZP Datasheet(PDF) 39 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
DAC5686IPZP Datasheet(HTML) 39 Page - Texas Instruments |
|
39 / 46 page ![]() www.ti.com RT 200 Ω CLK 1:4 CLKC Termination Resistor Swing Limitation Optional, May Be Bypassed for Sine Wave Input CAC 0.1 µF Ropt 22 Ω CLK 1:1 CLKC Optional, Reduces Clock Feed-Through CAC 0.01 µF TTL/CMOS Source Ropt 22 Ω CLK CLKC Node CLKC Internally Biased to CLKVDD 2 TTL/CMOS Source 0.01 µF RT 130 Ω CAC 0.1 µF CAC 0.1 µF RT 130 Ω VTT Differential ECL or (LV)PECL Source + – CLK CLKC RT 82.5 Ω RT 82.5 Ω 100 Ω DAC5686 SLWS147B – APRIL 2003 – REVISED AUGUST 2004 CLOCK INPUT AND TIMING (continued) Figure 44, Figure 45, and Figure 46 show various input configurations for driving the differential clock input (CLK/CLKC). Figure 44. Preferred Clock Input Configuration Figure 45. Driving the DAC5686 With a Single-Ended TTL/CMOS Clock Source Figure 46. Driving the DAC5686 With a Differential ECL/PECL Clock Source 39 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |