M29DW128F datasheet(34/93 Pages) STMICROELECTRONICS

34 / 93 page

6 Command Interface

M29DW128F

34/93

The Status Register bits DQ1, DQ5, DQ6, DQ7 can be used to monitor the device status during

a Write to Buffer and Program operation.

If is not possible to detect Program operation fails when changing programmed data from ‘0’ to

‘1’, that is when reprogramming data in a portion of memory already programmed. The

resulting data will be the logical OR between the previous value and the current value.

A Write to Buffer and Program Abort and Reset command must be issued to abort the Write to

Buffer and Program operation and reset the device in Read mode.

During Write to Buffer and Program operations, the bank being programmed will accept

Program/Erase Suspend commands.

See Appendix E, Figure 27: Write to Buffer and Program Flowchart and Pseudo Code, for a

suggested flowchart on using the Write to Buffer and Program command.

6.2.2

Write to Buffer and Program Confirm command

The Write to Buffer and Program Confirm command is used to confirm a Write to Buffer and

Program command and to program the n+1 Words loaded in the Write Buffer by this command.

6.2.3

Write to Buffer and Program Abort and Reset command

The Write to Buffer and Program Abort and Reset command is used to abort Write to Buffer

and Program command.

6.2.4

Double Word Program command

This is used to write two adjacent Words in x16 mode, simultaneously. The addresses of the

two Words must differ only in A0.

Three bus write cycles are necessary to issue the command:

The first bus cycle sets up the command.

The second bus cycle latches the Address and the Data of the first Word to be written.

The third bus cycle latches the Address and the Data of the second Word to be written and

starts the Program/Erase Controller.

6.2.5

Quadruple Word Program command

This is used to write a page of four adjacent Words, in x16 mode, simultaneously. The

addresses of the four Words must differ only in A1 and A0.

Five bus write cycles are necessary to issue the command:

The first bus cycle sets up the command.

The second bus cycle latches the Address and the Data of the first Word to be written.

The third bus cycle latches the Address and the Data of the second Word to be written.

The fourth bus cycle latches the Address and the Data of the third Word to be written.

The fifth bus cycle latches the Address and the Data of the fourth Word to be written and

starts the Program/Erase Controller.

6.2.6

Double Byte Program Command

This is used to write two adjacent Bytes in x8 mode, simultaneously. The addresses of the two

Bytes must differ only in DQ15A-1.

M29DW128F Datasheet(PDF) 34 Page - STMicroelectronics

M29DW128F Datasheet(HTML) 34 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93

Datasheet Download

Link URL