Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

TLV9062IDDFR Datasheet(PDF) 22 Page - Texas Instruments

Click here to check the latest version.
Part # TLV9062IDDFR
Description  TLV906xS 10-MHz, RRIO, CMOS Operational Amplifiers for Cost-Sensitive Systems
PDF  79 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

TLV9062IDDFR Datasheet(HTML) 22 Page - Texas Instruments

Back Button TLV9062IDDFR Datasheet HTML 18Page - Texas Instruments TLV9062IDDFR Datasheet HTML 19Page - Texas Instruments TLV9062IDDFR Datasheet HTML 20Page - Texas Instruments TLV9062IDDFR Datasheet HTML 21Page - Texas Instruments TLV9062IDDFR Datasheet HTML 22Page - Texas Instruments TLV9062IDDFR Datasheet HTML 23Page - Texas Instruments TLV9062IDDFR Datasheet HTML 24Page - Texas Instruments TLV9062IDDFR Datasheet HTML 25Page - Texas Instruments TLV9062IDDFR Datasheet HTML 26Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 79 page
background image
±100
±75
±50
±25
0
25
50
75
100
0
0.3
0.6
0.9
Settling time (µs)
C032
-150
-125
-100
-75
-50
-25
0
25
50
75
100
0
0.3
0.6
0.9
1.2
1.5
Settling time (µs)
C033
0
15
30
45
60
75
90
0
10
20
30
40
50
60
70
80
90
100
Capacitive Load (pF)
C037
0
40
80
120
160
200
0
0.5
1
1.5
2
2.5
3
3.5
4
4.5
5
5.5
Output Voltage (V)
C023
0
20
40
60
80
100
120
140
10M
100M
1G
Frequency (Hz)
C041
±140
±120
±100
±80
±60
±40
±20
0
100
1k
10k
100k
1M
10M
Frequency (Hz)
C038
22
TLV9061, TLV9062, TLV9064
SBOS839J – MARCH 2017 – REVISED SEPTEMBER 2019
www.ti.com
Product Folder Links: TLV9061 TLV9062 TLV9064
Submit Documentation Feedback
Copyright © 2017–2019, Texas Instruments Incorporated
Typical Characteristics (continued)
at TA = 25°C, VS = 5.5 V, RL = 10 kΩ connected to VS / 2, VCM = VS / 2, and VOUT = VS / 2 (unless otherwise noted)
PRF = –10 dBm
Figure 31. Electromagnetic Interference Rejection Ratio
Referred to Noninverting Input (EMIRR+) vs Frequency
V+ = 2.75 V
V– = –2.75 V
Figure 32. Channel Separation vs Frequency
VS = 5.5 V
Figure 33. Phase Margin vs Capacitive Load
VS = 5.5 V
Figure 34. Open Loop Voltage Gain vs Output Voltage
Figure 35. Large Signal Settling Time (Positive)
Figure 36. Large Signal Settling Time (Negative)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com