| Electronic Components Datasheet Search |
|
AS5047U-HTST Datasheet(PDF) 16 Page - ams AG |
|
|
|||||||||||||||||||||||||||||
AS5047U-HTST Datasheet(HTML) 16 Page - ams AG |
|
16 / 51 page ![]() Page 16 ams Datasheet Document Feedback [v1-00] 2018-Oct-30 AS5047U − Detailed Description SPI Interface (Slave) The SPI interface shall connected to a host microcontroller (master) to read or write the volatile memory as well as to program the non-volatile OTP registers. The AS5047U SPI only supports slave operation mode. It communicates at clock rates up to 10 MHz. The AS5047U SPI uses mode=1 (CPOL=0, CPHA=1) to exchange data. As shown in Figure 18, a data transfer starts with the falling edge of CSn (CLK is low). The AS5047U samples MOSI data on the falling edge of CLK. SPI commands are executed at the end of the frame (rising edge of CSn). The bit order is MSB first. A CRC is protecting the SPI Data. SPI Timing The AS5047U SPI timing is shown in Figure 18. Figure 18: SPI Timing Diagram CSn (Input) CLK (Input) MOSI (Input) MISO (Output) tclk tL tMOSI tMISO tOZ tOZ tH tCSn tclkL tclkH Data[23] Data[23] Data[22] Data[22] Data[0] Data[0] |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |