Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

UM2179 Datasheet(PDF) 30 Page - STMicroelectronics

Part # UM2179
Description  STM32 Arm®-based microcontroller in LQFP144 package
PDF  48 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

UM2179 Datasheet(HTML) 30 Page - STMicroelectronics

Back Button UM2179 Datasheet HTML 26Page - STMicroelectronics UM2179 Datasheet HTML 27Page - STMicroelectronics UM2179 Datasheet HTML 28Page - STMicroelectronics UM2179 Datasheet HTML 29Page - STMicroelectronics UM2179 Datasheet HTML 30Page - STMicroelectronics UM2179 Datasheet HTML 31Page - STMicroelectronics UM2179 Datasheet HTML 32Page - STMicroelectronics UM2179 Datasheet HTML 33Page - STMicroelectronics UM2179 Datasheet HTML 34Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 30 / 48 page
background image
Hardware layout and configuration
UM2179
30/48
UM2179 Rev 9
All the other solder bridges present on the STM32 Nucleo-144 board are used to configure
several I/Os and power supply pins for compatibility of features and pinout with the target
STM32 supported.
STM32 Nucleo-144 boards are delivered with the solder bridges configured according to the
target STM32 supported.
SB158, SB167 (AVDD)
ON, OFF AVDD on STM32 is connected to VDD.
OFF, ON AVDD on STM32 is connected to VDD_MCU.
SB142 (PA11), SB143
(PA12)
ON
These pins are used as D+ and D- on USB connector CN14.
OFF
These pins are used as GPIOs on ST morpho connectors.
SB149 (VREF+)
ON
VREF+ on STM32 is connected to AVDD.
OFF
VREF+ on STM32 is disconnected to AVDD.
SB144 (QSPI_IO1)
ON
These pins are connected to ST morpho connector CN11.
OFF
These pins are disconnected from ST morpho connector CN11
to avoid stub of QSPI_IO1 signals on PCB.
JP2(2) (STM_RST)
OFF
No incidence on ST-LINK STM32F103CBT6 NRST signal.
ON
ST-LINK STM32F103CBT6 NRST signal is connected to GND
(ST-LINK reset to reduce power consumption).
JP3 (NRST)
ON
Board RESET signal (NRST) is connected to ST-LINK reset
control I/O (T_NRST).
OFF
Board RESET signal (NRST) is not connected to ST-LINK reset
control I/O (T_NRST).
SB122, SB121, SB127
(VDD_MCU)
ON,
OFF,OFF
VDD_MCU is connected to VDD directly (3.3 V fixed).
OFF, ON,
ON
VDD_MCU is connected to output of DC-DC (1.8 V fixed).
1. Default SBx state is shown in bold.
2. The jumper JP2 is not mounted on the board by default.
Table 10. Configuration of the solder bridges and jumpers (continued)
Bridge/jumper
State(1)
Description



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com