Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

HD404816FS Datasheet(PDF) 58 Page - Renesas Technology Corp

Part # HD404816FS
Description  4-Bit Single-Chip Microcomputer
PDF  100 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

HD404816FS Datasheet(HTML) 58 Page - Renesas Technology Corp

Back Button HD404816FS Datasheet HTML 54Page - Renesas Technology Corp HD404816FS Datasheet HTML 55Page - Renesas Technology Corp HD404816FS Datasheet HTML 56Page - Renesas Technology Corp HD404816FS Datasheet HTML 57Page - Renesas Technology Corp HD404816FS Datasheet HTML 58Page - Renesas Technology Corp HD404816FS Datasheet HTML 59Page - Renesas Technology Corp HD404816FS Datasheet HTML 60Page - Renesas Technology Corp HD404816FS Datasheet HTML 61Page - Renesas Technology Corp HD404816FS Datasheet HTML 62Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 58 / 100 page
background image
HD404818 Series
56
Serial Interface
The serial interface transmits/receives 8-bit data serially. It consists of the serial data register, the serial
mode register, port mode register A, the octal counter, and the selector (figure 29). Pin R0
0/SCK and the
transmit clock signal are controlled by the serial mode register. The data of the serial data register can be
written and read by software. The data in the serial data register can be shifted synchronously with the
transmit clock signal.
The STS instruction starts serial interface operations and resets the octal counter to $0. The octal counter
starts to count at the falling edge of the transmit clock signal (
SCK) and increments by one at the rising
edge of the
SCK. When the octal counter is reset to $0 after eight transmit clock signals, or when a
transmit/receive operation is discontinued by resetting the octal counter, the serial interrupt request flag will
be set.
Port mode
register
(PMRA)
SCK
Selector
System
clock
Prescaler S (PSS)
I/O
control
logic
3
Serial mode
register
(SMR)
Clock
Serial data
register (SR)
Serial interrupt
request flag
(IFS)
1/2
SI
SO
Octal
counter (OC)
I/O
control
logic
Transfer
control
signal
fcyc/fsub
(tcyc/tsubcyc)
Figure 29 Serial Interface Block Diagram



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com