L9942 datasheet(27/37 Pages) STMICROELECTRONICS

27 / 37 page

L9942

6 Logic with SPI - Electrical Characteristics

27/37

6.3

Outputs: DO, PWM

Table 16.

Outputs: DO, PWM

6.4

Output: DO timing

Table 17.

Output: DO timing (see

Figure 12 and Figure 13)

6.5

CSN timing

Table 18.

CSN timing

Symbol

Parameter

Test Condition

Min.

Typ.

Max.

Unit

VDOoutL

output low level

VCC = 5 V, ID = 2 mA

0.2

0.4

VPWMoutL

VDOoutH

output high level

VCC = 5 V, ID = -2 mA

VCC -

0.4

VCC -

0.2

VPWMoutH

IDOoutLK

tristate leakage current

VCSN = VCC,

0 V < VDO < VCC

-10

µA

IPWMoutLK tristate leakage current

Register3bit5=1 (NPWM)

0 V < VPWM < VCC

-10

µA

Cout

(1)

tristate input capacitance

VCSN = VCC,

0 V < VCC < 5.3 V

Symbol

Parameter

Test Condition

Min.

Typ.

Max.

Unit

tr DO

DO rise time

CL = 100 pF, Iload = -1 mA

100

tf DO

DO fall time

CL = 100 pF, Iload = 1 mA

100

ten DO tri L

DO enable time from tristate to low

level

CL = 100 pF, Iload = 1 mA pull-

up load to VCC

250

tdis DO L tri

DO disable time from low level to

tristate

CL = 100 pF, Iload = 4 mA pull-

up load to VCC

250

ten DO tri H

DO enable time from tristate to

high level

CL = 100 pF, Iload = -1 mA pull-

down load to GND

250

tdis DO H tri

DO disable time from high level to

tristate

CL = 100 pF, Iload = -4 mA

pull-down load to GND

250

td DO

DO delay time

VDO < 0.3 VCC, VDO > 0.7

VCC, CL = 100 pF

250

Symbol

Parameter

Test Condition

Min.

Typ.

Max.

Unit

tCSN_HI,min

(1)

CSN high time, active mode

Transfer of SPI-command to

Input Register

µs

L9942 Datasheet(PDF) 27 Page - STMicroelectronics

L9942 Datasheet(HTML) 27 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37

Datasheet Download

Link URL