 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
TMS320F28075PZPQ Datasheet(PDF) 40 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
TMS320F28075PZPQ Datasheet(HTML) 40 Page - Texas Instruments |
|
|
40 / 196 page  40 TMS320F28076, TMS320F28075 SPRS902I – OCTOBER 2014 – REVISED JUNE 2020 www.ti.com Submit Documentation Feedback Product Folder Links: TMS320F28076 TMS320F28075 Specifications Copyright © 2014–2020, Texas Instruments Incorporated (1) The internal voltage regulator is described in Section 5.9.1.1. (2) IDDIO current is dependent on the electrical loading on the I/O pins. (3) TYP: Vnom, 30°C (4) MAX: Vmax, 125°C (5) The following is executed in a loop on CPU1: • All of the communication peripherals are exercised in loop-back mode: CAN-A to CAN-B; SPI-A to SPI-C; SCI-A to SCI-D; I2C-A to I2C-B; McBSP-A to McBSP-B; USB • ePWM1 to ePWM12 generate 400-kHz PWM output on 24 pins • CPU TIMERs active • DMA does 32-bit burst transfers • CLA1 does multiply-accumulate tasks • All ADCs perform continuous conversion • All DACs ramp voltage up/down at 150 kHz • CMPSS1 to CMPSS8 active • TMU calculates a cosine • FPU does multiply/accumulate with parallel load Table 5-2. Device Current Consumption at 120-MHz SYSCLK With the Internal VREG Enabled(1) MODE TEST CONDITIONS IDDIO (2) IDDA IDD3VFL TYP(3) MAX(4) TYP(3) MAX(4) TYP(3) MAX(4) Operational (RAM) • Code is running out of RAM.(5) • All I/O pins are left unconnected. • Peripherals not active have their clocks disabled. • FLASH is read and in active state. • XCLKOUT is enabled at SYSCLK/4. 165 mA 375 mA 13 mA 25 mA 33 mA 40 mA IDLE • CPU1 is in IDLE mode. • Flash is powered down. • XCLKOUT is turned off. 53 mA 200 mA 10 µA 150 µA 10 µA 150 µA STANDBY • CPU1 is in STANDBY mode. • Flash is powered down. • XCLKOUT is turned off. 28 mA 185 mA 5 µA 150 µA 10 µA 150 µA HALT • CPU1 watchdog is running. • Flash is powered down. • XCLKOUT is turned off. 2.25 mA 125 mA 5 µA 150 µA 10 µA 150 µA HIBERNATE • CPU1.M0 and CPU1.M1 RAMs are in low- power data retention mode. 1.2 mA 8 mA 5 µA 75 µA 1 µA 50 µA |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
