 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
AM6421 Datasheet(PDF) 78 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
AM6421 Datasheet(HTML) 78 Page - Texas Instruments |
|
|
78 / 237 page  Table 6-62. FSI5 RX Signal Descriptions (continued) SIGNAL NAME PIN TYPE DESCRIPTION ALV FSI_RX5_D0 I FSI Data R18 FSI_RX5_D1 I FSI Data T21 6.3.19 CPTS 6.3.19.1 MAIN Domain Table 6-63. CP GEMAC CPTS0 Signal Descriptions SIGNAL NAME PIN TYPE DESCRIPTION ALV CP_GEMAC_CPTS0_RFT_CLK I CPTS Reference Clock D18 CP_GEMAC_CPTS0_TS_COMP O CPTS Time Stamp Counter Compare E15, K18, W1 CP_GEMAC_CPTS0_TS_SYNC O CPTS Time Stamp Counter Bit B16, D16, K19, U1 CP_GEMAC_CPTS0_HW1TSPUSH I CPTS Hardware Time Stamp Push 1 E14, L21, V1 CP_GEMAC_CPTS0_HW2TSPUSH I CPTS Hardware Time Stamp Push 2 E16, K21, T1 Table 6-64. CPTS0 Signal Descriptions SIGNAL NAME PIN TYPE DESCRIPTION ALV CPTS0_RFT_CLK I CPTS Reference Clock D18 CPTS0_TS_COMP O CPTS Time Stamp Counter Compare C13, W1, W7 CPTS0_TS_SYNC O CPTS Time Stamp Counter Bit D14, U1, U7 CPTS0_HW1TSPUSH I CPTS Hardware Time Stamp Push 1 C18, V1, V7 CPTS0_HW2TSPUSH I CPTS Hardware Time Stamp Push 2 B19, T1, U13 6.3.20 PRU_ICSSG Note The PRU_ICSSG contains a second layer of multiplexing to enable additional functionality on the PRU GPO and GPI signals. This internal wrapper multiplexing is described in the PRU_ICSSG chapter in the device TRM. 6.3.20.1 MAIN Domain Table 6-65. PRU_ICSSG0 Signal Descriptions SIGNAL NAME PIN TYPE DESCRIPTION ALV PRG0_ECAP0_IN_APWM_OUT IO PRU-ICSSG Enhanced Capture (ECAP) Input or Auxiliary PWM (APWM) Ouput R2, U5 PRG0_ECAP0_SYNC_IN I PRU-ICSSG ECAP Sync Input P5, V5 PRG0_ECAP0_SYNC_OUT O PRU-ICSSG ECAP Sync Output AA4, V5 PRG0_IEP0_EDIO_OUTVALID O PRU_ICSSG Industrial Ethernet Digital I/O Outvalid C13 PRG0_IEP0_EDC_LATCH_IN0 I PRU_ICSSG Industrial Ethernet Distributed Clock Latch Input V1 PRG0_IEP0_EDC_LATCH_IN1 I PRU_ICSSG Industrial Ethernet Distributed Clock Latch Input T1 PRG0_IEP0_EDC_SYNC_OUT0 O PRU_ICSSG Industrial Ethernet Distributed Clock Sync Output W1 PRG0_IEP0_EDC_SYNC_OUT1 O PRU_ICSSG Industrial Ethernet Distributed Clock Sync Output U1 PRG0_IEP0_EDIO_DATA_IN_OUT28 IO PRU_ICSSG Industrial Ethernet Digital I/O Data Input/ Output W6 PRG0_IEP0_EDIO_DATA_IN_OUT29 IO PRU_ICSSG Industrial Ethernet Digital I/O Data Input/ Output AA5 AM6442, AM6441, AM6421 AM6412, AM6411 SPRSP56 – JANUARY 2021 www.ti.com 78 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated Product Folder Links: AM6442 AM6441 AM6421 AM6412 AM6411 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
