 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
AM6421 Datasheet(PDF) 92 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
AM6421 Datasheet(HTML) 92 Page - Texas Instruments |
|
|
92 / 237 page  6.4 Pin Multiplexing Note Many device pins support multiple signal functions. Some signal functions are selected via a single layer of multiplexers associated with pins. Other signal functions are selected via two or more layers of multiplexers, where one layer is associated with the pins and other layers are associated with peripheral logic functions. Pin Multiplexing only describes signal multiplexing at the pins. For more information, related to signal multiplexing at the pins, see Pad Configuration Registers section in Device Configuration chapter in the device TRM. Refer to the respective peripheral chapter in the device TRM for information associated with peripheral signal multiplexing. Note When a pad is set into a pin multiplexing mode which is not defined, that pad’s behavior is undefined. This should be avoided. Note Pin Multiplexing does not include SerDes signal functions. For more information, refer to the Serializer/Deserializer (SerDes) chapter in the device TRM. Note The PRU_ICSSG contains a second layer of multiplexing to enable additional functionality on the PRU GPO and GPI signals. This internal wrapper multiplexing is described in the PRU_ICSSG chapter in the device TRM. For more information on the I/O cell configurations, see Pad Configuration Registers section in Device Configuration chapter in the device TRM. Table 6-77. Pin Multiplexing (ALV Package) ADDRESS REGISTER NAME BALL NUMBER MUXMODE[Bootstrap:0] SETTINGS 0 1 2 3 4 5 6 7 8 9 10 15 Bootstrap 0x000F4000 PADCONFIG _0 N20 OSPI0_CLK GPIO0_0 0x000F4004 PADCONFIG _1 N21 OSPI0_LBCL KO GPIO0_1 0x000F4008 PADCONFIG _2 N19 OSPI0_DQS GPIO0_2 0x000F400C PADCONFIG _3 M19 OSPI0_D0 GPIO0_3 0x000F4010 PADCONFIG _4 M18 OSPI0_D1 GPIO0_4 0x000F4014 PADCONFIG _5 M20 OSPI0_D2 GPIO0_5 0x000F4018 PADCONFIG _6 M21 OSPI0_D3 GPIO0_6 AM6442, AM6441, AM6421 AM6412, AM6411 SPRSP56 – JANUARY 2021 www.ti.com 92 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated Product Folder Links: AM6442 AM6441 AM6421 AM6412 AM6411 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
