Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

ADRF6821 Datasheet(PDF) 25 Page - Analog Devices

Part # ADRF6821
Description  450 MHz to 2800 MHz, DPD RFIC with Integrated Fractional-N PLL and VCO
PDF  61 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

ADRF6821 Datasheet(HTML) 25 Page - Analog Devices

Back Button ADRF6821 Datasheet HTML 21Page - Analog Devices ADRF6821 Datasheet HTML 22Page - Analog Devices ADRF6821 Datasheet HTML 23Page - Analog Devices ADRF6821 Datasheet HTML 24Page - Analog Devices ADRF6821 Datasheet HTML 25Page - Analog Devices ADRF6821 Datasheet HTML 26Page - Analog Devices ADRF6821 Datasheet HTML 27Page - Analog Devices ADRF6821 Datasheet HTML 28Page - Analog Devices ADRF6821 Datasheet HTML 29Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 25 / 61 page
background image
Data Sheet
ADRF6821
Rev. A | Page 25 of 61
APPLICATIONS INFORMATION
BASIC CONNECTIONS
RFIN_FB1
100pF
RF INPUT 0
17
18
24 25 26 27
DC DAC
÷2
SPI
/N
PFD
Δ-Σ
/R
0
90
11
10
9
4
54
53
45
41
32
30
31
DC DAC
RFIN_FB0
100pF
RF INPUT 0
CPOUT
VTUNE
EX_LO_IN–
EX_LO_IN+
100pF
100pF
RF_SEL0
RF_SEL1
CP
25Ω
35.7Ω
39Ω
220Ω
220Ω
VTUNE
CPOUT
0.1µF
I OUTPUT
TC 1-1-13MX+
25Ω
35.7Ω
0.1µF
39Ω
4300pF
4300pF
0.12µF
EX LO INPUT
TCM 1-8 3X+
25Ω
35.7Ω
39Ω
0.1µF
Q OUTPUT
TC 1-1-13MX+
25Ω
35.7Ω
0.1µF
39Ω
÷
Figure 47. Typical Application Circuit
Table 15. Typical Connections
Pin No.
Mnemonic
Description
Basic Connection
RF Inputs
4, 11
RFIN_FB0, RFIN_FB1
RF inputs
The single-ended RF inputs have a 50 Ω impedance.
These pins must be ac-coupled. Terminate unused
RF inputs with a dc blocking capacitor to ground
to improve isolation. Refer to the Layout section
for the recommended PCB layout.
RF Balun Optimization
7
RFBT_FB
RF balun tuning inductor
Connect the balun tuning inductor (LTUNE) to ground.
GPIOs
9, 10
RF_SEL0, RF_SEL1
RF select control pins
Active high. 1.8 V and 3.3 V logic level compatible.
See the Theory of Operation section for RF select
pin use.
13
SLEEP
Sleep mode enable pin
Active high. 1.8 V and 3.3 V logic level compatible.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com