| Electronic Components Datasheet Search |
|
STM32H723VG Datasheet(PDF) 123 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM32H723VG Datasheet(HTML) 123 Page - STMicroelectronics |
|
123 / 227 page ![]() DS13313 Rev 2 123/227 STM32H723xE/G Electrical characteristics 208 Table 52. Output voltage characteristics for PC13, PC14 and PC15(1) Symbol Parameter Conditions(3) Min Max Unit VOL Output low level voltage CMOS port(2) IIO = 3 mA 2.7 V≤ VDD ≤3.6 V -0.4 V VOH Output high level voltage CMOS port(2) IIO = −3 mA 2.7 V≤ VDD ≤3.6 V VDD−0.4 - VOL(3) Output low level voltage TTL port(2) IIO = 3 mA 2.7 V≤ VDD ≤3.6 V -0.4 VOH(2) Output high level voltage TTL port(2) IIO = −3 mA 2.7 V≤ VDD ≤3.6 V 2.4 - VOL(2) Output low level voltage IIO = 1.5 mA 1.62 V≤ VDD ≤3.6 V -0.4 VOH(2) Output high level voltage IIO = −1.5 mA 1.62 V≤ VDD ≤3.6 V VDD−0.4 - 1. The IIO current sourced or sunk by the device must always respect the absolute maximum rating specified in Table 9: Voltage characteristics, and the sum of the currents sourced or sunk by all the I/Os (I/O ports and control pins) must always respect the absolute maximum ratings ΣIIO. 2. TTL and CMOS outputs are compatible with JEDEC standards JESD36 and JESD52. 3. Guaranteed by design. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |