STM32H723VG datasheet(162/227 Pages) STMICROELECTRONICS

162 / 227 page

Electrical characteristics

STM32H723xE/G

162/227

DS13313 Rev 2

Figure 37. ADC accuracy characteristics (12-bit resolution)

1. Example of an actual transfer curve.

2. Ideal transfer curve.

3. End point correlation line.

4. ET = Total Unadjusted Error: maximum deviation between the actual and the ideal transfer curves.

EO = Offset Error: deviation between the first actual transition and the first ideal one.

EG = Gain Error: deviation between the last ideal transition and the last actual one.

ED = Differential Linearity Error: maximum deviation between actual steps and the ideal one.

EL = Integral Linearity Error: maximum deviation between any actual transition and the end point

correlation line.

Figure 38. Typical connection diagram using the ADC

1. Refer to Table 79 for the values of RAIN, RADC and CADC.

2. Cparasitic represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the

pad capacitance (roughly 5 pF). A high Cparasitic value downgrades conversion accuracy. To remedy this,

fADC should be reduced.

ai14395c

1L SBIDEAL

4095

4094

4093

456

4093 4094 4095 4096

(1)

(2)

(3)

VDDA

VSSA

V REF+

4096

(or

depending on package)]

V DDA

4096

[1LSB IDEAL=

ai17534b

STM32

VDD

AINx

IL±1 μA

0.6 V

RAIN(1)

Cparasitic

VAIN

0.6 V

RADC(1)

CADC(1)

12-bit

converter

Sample and hold ADC

converter

STM32H723VG Datasheet(PDF) 162 Page - STMicroelectronics

STM32H723VG Datasheet(HTML) 162 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL