Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

MPC8560CPX667JC Datasheet(PDF) 49 Page - NXP Semiconductors

Part # MPC8560CPX667JC
Description  Integrated Processor Hardware Specifications
PDF  108 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

MPC8560CPX667JC Datasheet(HTML) 49 Page - NXP Semiconductors

Back Button MPC8560CPX667JC Datasheet HTML 45Page - NXP Semiconductors MPC8560CPX667JC Datasheet HTML 46Page - NXP Semiconductors MPC8560CPX667JC Datasheet HTML 47Page - NXP Semiconductors MPC8560CPX667JC Datasheet HTML 48Page - NXP Semiconductors MPC8560CPX667JC Datasheet HTML 49Page - NXP Semiconductors MPC8560CPX667JC Datasheet HTML 50Page - NXP Semiconductors MPC8560CPX667JC Datasheet HTML 51Page - NXP Semiconductors MPC8560CPX667JC Datasheet HTML 52Page - NXP Semiconductors MPC8560CPX667JC Datasheet HTML 53Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 49 / 108 page
background image
MPC8560 Integrated Processor Hardware Specifications, Rev. 4.2
Freescale Semiconductor
49
CPM
Table 37 and Table 38 are examples of I2C AC parameters at I2C clock value of 100 kHz and 400 kHz
respectively.
Table 37. CPM I2C AC Timing (fSCL = 100 kHz)
Characteristic
Symbol
Min
Max
Unit
SCL clock frequency (slave)
fSCL
—
100
KHz
SCL clock frequency (master)
fSCL
—
100
KHz
Bus free time between transmissions
tSDHDL
4.7
—
μs
Low period of SCL
tSCLCH
4.7
—
μs
High period of SCL
tSCHCL
4—
μs
Start condition setup time 2
tSCHDL
2—
μs
Start condition hold time 2
tSDLCL
3—
μs
Data hold time 2
tSCLDX
2—
μs
Data setup time 2
tSDVCH
3—
μs
SDA/SCL rise time
tSRISE
—1
μs
SDA/SCL fall time
tSFALL
—
303
ns
Stop condition setup time
tSCHDH
2—
μs
Table 38. CPM I2C AC Timing (fSCL = 400 kHz)
Characteristic
Symbol
Min
Max
Unit
SCL clock frequency (slave)
fSCL
—
400
KHz
SCL clock frequency (master)
fSCL
—
400
KHz
Bus free time between transmissions
tSDHDL
1.2
—
μs
Low period of SCL
tSCLCH
1.2
—
μs
High period of SCL
tSCHCL
1—
μs
Start condition setup time 2
tSCHDL
420
—
ns
Start condition hold time 2
tSDLCL
630
—
ns
Data hold time 2
tSCLDX
420
—
ns
Data setup time 2
tSDVCH
630
—
ns
SDA/SCL rise time
tSRISE
—
250
ns
SDA/SCL fall time
tSFALL
—75
ns
Stop condition setup time
tSCHDH
420
—
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com