| Electronic Components Datasheet Search |
|
STM32L071KB Datasheet(PDF) 101 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM32L071KB Datasheet(HTML) 101 Page - STMicroelectronics |
|
101 / 148 page ![]() DS10690 Rev 7 101/148 STM32L071xx Electrical characteristics 112 Figure 31. Typical connection diagram using the ADC 1. Refer to Table 62: ADC characteristics for the values of RAIN, RADC and CADC. 2. Cparasitic represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (roughly 7 pF). A high Cparasitic value will downgrade conversion accuracy. To remedy this, fADC should be reduced. General PCB design guidelines Power supply decoupling should be performed as shown in Figure 32 or Figure 33, depending on whether VREF+ is connected to VDDA or not. The 10 nF capacitors should be ceramic (good quality). They should be placed as close as possible to the chip. Figure 32. Power supply and reference decoupling (VREF+ not connected to VDDA) MSv34712V1 VDDA AINx IL±50nA VT RAIN(1) Cparasitic VAIN VT RADC 12-bit converter CADC Sample and hold ADC converter MS39601V1 VREF+ STM32Lxx VDDA VSSA / VREF– 1 μF // 100 nF 1 μF // 100 nF |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |