STM32F303X6 datasheet(86/124 Pages) STMICROELECTRONICS

86 / 124 page

Electrical characteristics

STM32F303x6/x8

86/124

DS9866 Rev 8

SPI characteristics

Unless otherwise specified, the parameters given in Table 54 for SPI are derived from tests

performed under ambient temperature, fPCLKx frequency and VDD supply voltage conditions

summarized in Table 19: General operating conditions.

Refer to Section 6.3.14: I/O port characteristics for more details on the input/output alternate

function characteristics (NSS, SCK, MOSI, MISO for SPI).

Table 58. I2C analog filter characteristics(1)

Symbol

Parameter

Min.

Max.

Unit

tAF

Maximum pulse width of spikes that are

suppressed by the analog filter.

50(2)

260(3)

1. Guaranteed by design, not tested in production.

2. Spikes with width below tAF(min.) are filtered.

3. Spikes with width above tAF(max.) are not filtered.

Table 59. SPI characteristics(1)

Symbol

Parameter

Conditions

Min.

Typ.

Max.

Unit

fSCK

1/tc(SCK)

SPI clock frequency

Master mode 2.7 < VDD < 3.6 V

MHz

Master mode 2 < VDD < 3.6 V

Slave mode 2 < VDD < 3.6 V

Slave mode transmitter/full

duplex

2 < VDD < 3.6 V

18(2)

DuCy(SCK)

Duty cycle of SPI clock

frequency

Slave mode

tsu(NSS)

NSS setup time

Slave mode, SPI presc = 2

4*Tpclk

th(NSS)

NSS hold time

Slave mode, SPI presc = 2

2*Tpclk

tw(SCKH)

tw(SCKL)

SCK high and low time

Master mode

Tpclk-2

Tpclk

Tpclk+2

tsu(MI)

Data input setup time

Master mode

tsu(SI)

Slave mode

th(MI)

Data input hold time

Master mode

th(SI)

Slave mode

ta(SO)

Data output access time

Slave mode

tdis(SO)

Data output disable time

Slave mode

tv(SO)

Data output valid time

Slave mode 2.7 < VDD < 3.6 V

Slave mode 2 < VDD < 3.6 V

27.5

tv(MO)

Master mode

1.5

th(SO)

Data output hold time

Slave mode

7.5

th(MO)

Master mode

1. Data based on characterization results, not tested in production.

2. Maximum frequency in Slave transmitter mode is determined by the sum of tv(SO) and tsu(MI) which has to fit into SCK low

or high phase preceding the SCK sampling edge. This value can be achieved when the SPI communicates with a master

having tsu(MI) = 0 while Duty(SCK) = 50%.

STM32F303X6 Datasheet(PDF) 86 Page - STMicroelectronics

STM32F303X6 Datasheet(HTML) 86 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL