MPC8540 datasheet(246/1302 Pages) FREESCALE

246 / 1302 page

MPC8540 PowerQUICC III Integrated Host Processor Reference Manual, Rev. 1

5-32

Freescale Semiconductor

Core Complex Overview

5.13.2 Memory Subsystem

Both Book E and the AIM version of the PowerPC architecture provide separate instruction and

data memory resources. The e500 provides additional cache control features, including cache

locking.

5.13.3 Exception Handling

Exception handling is generally the same as that defined in the AIM version of the PowerPC

architecture for the e500, with the following differences:

•

Book E defines a new critical interrupt, providing an extra level of interrupt nesting. The

critical interrupt includes external critical and watchdog timer time-out inputs.

•

The machine check exception differs from the Book E and from the AIM definition. It

defines the Return from Machine Check Interrupt instruction, rfmci, and two machine

check save/restore registers, MCSRR0 and MCSRR1.

•

Book E processors can use IVPR and IVORs to set exception vectors individually, but they

can be set to the address offsets defined in the OEA to provide compatibility.

•

Unlike the AIM version of the PowerPC architecture, Book E does not define a reset vector;

execution begins at a fixed virtual address, 0xFFFF_FFFC.

•

Some Book E and e500-specific SPRs are different from those defined in the AIM version

of the PowerPC architecture, particularly those related to the MMU functions. Much of this

information has been moved to a new exception syndrome register (ESR).

•

Timer services are generally compatible, although Book E defines a new decrementer auto

reload feature, the fixed-interval timer critical interrupt, and the watchdog timer interrupt,

which are implemented in the e500 core.

An overview of the interrupt and exception handling capabilities of the e500 core can be found in

Section 5.8, “Interrupts and Exception Handling.”

5.13.4 Memory Management

The e500 core implements a straightforward virtual address space that complies with the Book E

MMU definition, which eliminates segment registers and block address translation resources.

Book E defines resources for fixed 4-Kbyte pages and multiple, variable page sizes that can be

configured in a single implementation. TLB management is provided with new instructions and

SPRs.

5.13.5 Reset

Book E–compliant cores do not share a common reset vector with the AIM version of the

PowerPC architecture. Instead, at reset fetching begins at address 0xFFFF_FFFC. In addition to

MPC8540 Datasheet(PDF) 246 Page - Freescale Semiconductor, Inc

MPC8540 Datasheet(HTML) 246 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL