MFS5600AMBA0ES datasheet(110/111 Pages) NXP

110 / 111 page

NXP Semiconductors

FS5600

Automotive buck regulator and controller with voltage monitors and watchdog timer

Contents

General Description ............................................1

Features and Benefits ........................................ 1

2.1

Overview ............................................................2

Applications .........................................................2

Ordering Information .......................................... 2

FS5600 Internal Block Diagram ......................... 4

Regulator Input Configurations ......................... 4

Pinout and Pin Description ................................5

ESD Ratings ........................................................ 8

Thermal Characteristics ..................................... 8

Device Level Electrical Parameters ...................9

SW1: 36 V Integrated FET DC-DC

Converter ........................................................... 10

11.1

SW1 electrical specifications ........................... 10

11.2

SW1 external component selection ................. 11

11.3

SW1 operation .................................................11

11.3.1

Output voltage selection .................................. 11

11.3.2

PFM and pulse skipping operation .................. 15

11.3.3

PFM operation ................................................. 15

11.3.4

Soft-start .......................................................... 16

11.3.5

Current limit protection .................................... 16

11.3.6

Compensation selection .................................. 16

11.3.7

SW1 fault monitoring ....................................... 17

SW2: 36 V DC-DC Controller with External

FETs ....................................................................19

12.1

SW2 electrical characteristics ..........................19

12.2

SW2 operation .................................................20

12.2.1

SW2 external component selection ................. 20

12.2.1.1 Compensation network .................................... 21

12.2.1.2 Inductor current sense selection ......................21

12.2.2

Output voltage selection .................................. 23

12.2.3

Pulse skipping operation ................................. 25

12.2.4

PFM operation ................................................. 25

12.2.5

Soft-start .......................................................... 26

12.2.6

Current limit protection .................................... 26

12.2.7

Slope compensation ........................................ 26

12.2.8

SW2 fault monitoring ....................................... 28

BIAS_IN Input .................................................... 28

FS5600 Clock Management ..............................28

14.1

FS5600 clock electrical characteristics ............ 29

14.2

High frequency oscillator ................................. 30

14.3

Spread spectrum ............................................. 30

14.4

SW1 and SW2 switching frequency

selection ...........................................................31

14.5

External clock synchronization ........................ 31

14.6

SYNCOUT function settings ............................ 32

I/O Pins in FS5600 ............................................ 32

15.1

I/O pins electrical specifications .......................32

15.2

EN1 and EN2 .................................................. 33

15.2.1

Programming turn-off delay ............................. 33

15.3

PGOOD1 and PGOOD2 ..................................33

15.4

GPIO1/2/3 ........................................................33

15.5

MODE pin ........................................................34

15.6

I2C communication ..........................................35

Thermal Protection ........................................... 35

Functional safety features in FS5600 ..............35

17.1

GPIO1/2/3 feature selection ............................ 36

17.2

OV/UV monitors ...............................................37

17.2.1

VMON1-4 electrical specifications ................... 37

17.3

Watchdog .........................................................39

17.3.1

Simple watchdog ............................................. 41

17.3.2

Challenger watchdog .......................................41

17.3.3

Watchdog error counter and error impact ........ 42

17.3.4

Watchdog refresh counter ............................... 43

17.4

FCCU monitoring .............................................44

17.4.1

BI_STABLE protocol with FCCU1 and

FCCU2 .............................................................44

17.4.2

Single/independent FCCU monitoring ............. 45

17.4.3

FCCU status reporting via interrupt register .....45

17.5

External signal monitoring using ERRMON ..... 45

17.6

PGOOD1/2 programmable reactions for

ASIL B and Enhanced ASIL B versions ...........47

17.6.1

Watchdog impact on PGOOD1/2 .....................48

17.7

FS0B pin ..........................................................48

17.7.1

FS0B pin electrical specifications .................... 48

17.8

PGOOD1, PGOOD2, FS0B stuck at fault

check ................................................................48

17.9

I2C robustness ................................................ 49

17.9.1

I2C CRC verification ........................................49

17.9.2

NOT logic registers ..........................................50

17.10

I2C Write protection .........................................50

17.11

Fault error counter ...........................................51

17.12

Latent failure detection .................................... 52

17.12.1 Analog built-in self-test (ABIST) .......................52

17.12.2 On-demand ABIST .......................................... 53

17.12.3 Logical Built-In Self-Test (LBIST) .....................53

17.12.4 VCC and VDIG monitoring .............................. 53

17.13

FS5600 operation states and state machine ....54

17.13.1 Shut-down mode ............................................. 55

17.13.2 Built-in self-test (BIST) .....................................55

17.13.3 Power-up ..........................................................55

17.13.4 Power-up in Debug Mode ................................55

17.13.5 INIT_RUN ........................................................ 56

17.13.6 Normal state .................................................... 56

17.13.7 Deep fail-safe state ......................................... 56

17.13.8 Power-down .....................................................56

17.13.9 Low-power operation ....................................... 57

17.13.9.1 Ultra low-power operation ................................57

17.13.10 State transition table ........................................57

I2C Register Map ...............................................60

18.1

18.1.1

SW1CTRL register ...........................................68

18.1.2

NOT_SW1CTRL register ................................. 68

18.1.3

SW2CTRL register ...........................................69

18.1.4

NOT_SW2CTRL register ................................. 69

18.1.5

GPIO_CTRL register ....................................... 69

18.1.6

NOT_GPIO_CTRL register ..............................70

18.1.7

CLOCK_CTRL register .................................... 71

18.1.8

NOT_CLOCK_CTRL register ...........................71

18.1.9

WATCHDOG_CTRL1 register ..........................72

18.1.10 NOT_WATCHDOG_CTRL1 register ................ 73

18.1.11

WATCHDOG_CTRL2 register ..........................74

FS5600

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 3 — 2 August 2022

110 / 111

MFS5600AMBA0ES Datasheet(PDF) 110 Page - NXP Semiconductors

MFS5600AMBA0ES Datasheet(HTML) 110 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL