Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

TPS3840PL33DBVR Datasheet(PDF) 4 Page - Texas Instruments

Part # TPS3840PL33DBVR
Description  TPS3840 Nano Power, High Input Voltage Supervisor With MR and Programmable Delay
PDF  46 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TPS3840PL33DBVR Datasheet(HTML) 4 Page - Texas Instruments

  TPS3840PL33DBVR Datasheet HTML 1Page - Texas Instruments TPS3840PL33DBVR Datasheet HTML 2Page - Texas Instruments TPS3840PL33DBVR Datasheet HTML 3Page - Texas Instruments TPS3840PL33DBVR Datasheet HTML 4Page - Texas Instruments TPS3840PL33DBVR Datasheet HTML 5Page - Texas Instruments TPS3840PL33DBVR Datasheet HTML 6Page - Texas Instruments TPS3840PL33DBVR Datasheet HTML 7Page - Texas Instruments TPS3840PL33DBVR Datasheet HTML 8Page - Texas Instruments TPS3840PL33DBVR Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 46 page
background image
1
RESET
2
VDD
3
GND
4
MR
5
CT
Not to scale
/ NC
1
RESET
2
VDD
3
GND
4
MR
5
CT
Not to scale
/ NC
4
TPS3840
SNVSB03D – DECEMBER 2018 – REVISED JANUARY 2020
www.ti.com
Product Folder Links: TPS3840
Submit Documentation Feedback
Copyright © 2018–2020, Texas Instruments Incorporated
6 Pin Configuration and Functions
DBV Package
5-Pin SOT-23
TPS3840PL, TPS3840DL Top View
DBV Package
5-Pin SOT-23
TPS3840PH Top View
Pin Functions
PIN
I/O
DESCRIPTION
NAME
TPS3840PL,
TPS3840DL
TPS3840PH
RESET
N/A
1
O
Active-High Output Reset Signal: This pin is asserted to logic high when either
the MR pin is pulled to a logic low or VDD voltage falls below the negative
voltage threshold (VIT-). When both MR is floating or above VMR_H and VDD
voltage rises above VIT+, RESET remains asserted to logic high (asserted) for
the reset time delay (tD) before releasing back to logic low.
RESET
1
N/A
O
Active-Low Output Reset Signal: This pin is asserted to logic low when either
the MR pin is pulled to a logic low or the VDD voltage falls below the negative
voltage threshold (VIT-). When both MR is floating or above VMR_H and VDD
voltage rises above VIT+, RESET remains asserted to logic low for the reset time
delay (tD) before releasing back to logic high.
VDD
2
2
I
Input Supply Voltage. TPS3840 monitors VDD voltage
GND
3
3
_
Ground
MR / NC
4
4
I
Manual Reset. Pull this pin to a logic low (VMR_L) to assert a reset signal at the
RESET/RESET pin. If the MR pin is left floating or pulled to VMR_H, the output
releases to the nominal state after the reset time delay (tD) expires. MR can be
left floating when not in use. NC stands for "No Connection" or floating.
CT
5
5
-
Capacitor Time Delay Pin. The CT pin offers a user-programmable reset delay
time. Connect an external capacitor on this pin to adjust the reset time delay.
When not in use, leave pin floating for the smallest fixed reset time delay.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com