Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

HC705JJ7GRS/D Datasheet(PDF) 162 Page - NXP Semiconductors

Part # HC705JJ7GRS/D
Description  Low-Cost, HC05 Core MCU in 20-Pin Package (MC68HC705JJ7) or 28-Pin Package (MC68HC705JP7)
PDF  230 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

HC705JJ7GRS/D Datasheet(HTML) 162 Page - NXP Semiconductors

Back Button HC705JJ7GRS/D Datasheet HTML 158Page - NXP Semiconductors HC705JJ7GRS/D Datasheet HTML 159Page - NXP Semiconductors HC705JJ7GRS/D Datasheet HTML 160Page - NXP Semiconductors HC705JJ7GRS/D Datasheet HTML 161Page - NXP Semiconductors HC705JJ7GRS/D Datasheet HTML 162Page - NXP Semiconductors HC705JJ7GRS/D Datasheet HTML 163Page - NXP Semiconductors HC705JJ7GRS/D Datasheet HTML 164Page - NXP Semiconductors HC705JJ7GRS/D Datasheet HTML 165Page - NXP Semiconductors HC705JJ7GRS/D Datasheet HTML 166Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 162 / 230 page
background image
Programmable Timer
General Release Specification
MC68HC705JJ7/MC68HC705JP7 — Rev. 3.0
Programmable Timer
11.5 Input Capture Registers (ICRH and ICRL)
The input capture function is a means to record the time at which an
event occurs. The source of the event can be the change on an external
pin (PB3/AN3/TCAP) or the CPF2 flag bit of voltage comparator 2 in the
analog subsystem. The ICEN bit in the analog subsystem control
register (ACR) at $001D selects which source is the input signal. When
the input capture circuitry detects an active edge on the selected source,
it latches the contents of the free-running timer counter registers into the
input capture registers as shown in Figure 11-6.
NOTE:
Both the ICEN bit in the ACR and the IEDG bit in the TCR must be set
when using voltage comparator 2 to trigger the input capture function
Latching values into the input capture registers at successive edges of
the same polarity measures the period of the selected input signal.
Latching the counter values at successive edges of opposite polarity
measures the pulse width of the signal.
Figure 11-6. Timer Input Capture Block Diagram
ICRH ($0014)
16-BIT COUNTER
÷ 4
INTERNAL
(OSC
÷ 2)
TIMER CONTROL REG.
TIMER
REQUEST
INPUT CAPTURE (ICF)
RESET
CLOCK
INTERRUPT
ICRL ($0015)
TIMER STATUS REG.
$0012
$0013
INTERNAL
DATA
READ
ICRH
READ
ICRL
LATCH
BUS
EDGE
SELECT
& DETECT
LOGIC
PB3
AN3
TCAP
INPUT
SELECT
MUX
CPF2
FLAG
ICEN
CONTROL
BIT
BIT
FROM
ANALOG
SUBSYSTEM
INTERNAL
DATA
BUS
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com